{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T17:37:53Z","timestamp":1774028273253,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61474108"],"award-info":[{"award-number":["61474108"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61331003"],"award-info":[{"award-number":["61331003"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61306027"],"award-info":[{"award-number":["61306027"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Science and Technology Major Projects of the Ministry Science and Technology of China","award":["2016ZX03001002-002"],"award-info":[{"award-number":["2016ZX03001002-002"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/tvlsi.2018.2797280","type":"journal-article","created":{"date-parts":[[2018,2,9]],"date-time":"2018-02-09T20:09:11Z","timestamp":1518206951000},"page":"933-944","source":"Crossref","is-referenced-by-count":32,"title":["A 0.9\u20132.25-GHz Sub-0.2-mW\/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9009-9045","authenticated-orcid":false,"given":"Zhao","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Jincheng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Liyuan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Feng","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8022-0262","authenticated-orcid":false,"given":"Nanjian","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RFIT.2015.7377930"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757335"},{"key":"ref12","first-page":"338","article-title":"A 0.0021 mm2 1.82 mW 2.2 GHz PLL using time-based integral control in 65 nm CMOS","author":"zhu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157259"},{"key":"ref14","first-page":"1","article-title":"A low-cost, leakage-insensitive semi-digital PLL with linear phase detection and FIR-embedded digital frequency acquisition","author":"he","year":"2010","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (ASSCC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2012.2228178"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"},{"key":"ref17","first-page":"310","article-title":"A 1.2 mW 0.02 mm2 2 GHz current-controlled PLL based on a self-biased voltage-to-current converter","author":"jung","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.55.04EF05"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239114"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557807"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196315"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089559"},{"key":"ref6","first-page":"1","article-title":"A 0.4-V, 500-MHz, ultra-low-power phase-locked loop for near-threshold voltage operation","author":"choi","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2531199"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.910481"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/TCSII.2014.2312800","article-title":"A 0.4-V, 90 ~350-MHz PLL with an active loop-filter charge pump","volume":"61","author":"moon","year":"2014","journal-title":"IEEE Trans Circuits Syst II Exp Breifs"},{"key":"ref2","first-page":"416","article-title":"A 0.6 V 8 mW 3D vision processor for a navigation device for the visually impaired","author":"jeon","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231021"},{"key":"ref1","first-page":"132","article-title":"A 28 nm 0.6 V low-power DSP for mobile applications","author":"gammie","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001358"},{"key":"ref22","first-page":"330","article-title":"A 0.17-to-3.5 mW 0.15-to-5 GHz SoC PLL with 15 dB built-in supply noise rejection and self-bandwidth control in 14 nm CMOS","author":"shen","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.1036"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2149610"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215792"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.1845"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2619362"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8345376\/08288673.pdf?arnumber=8288673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:13Z","timestamp":1642003933000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8288673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":28,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2797280","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,5]]}}}