{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T08:58:35Z","timestamp":1769936315980,"version":"3.49.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61131001"],"award-info":[{"award-number":["61131001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tvlsi.2018.2797600","type":"journal-article","created":{"date-parts":[[2018,2,12]],"date-time":"2018-02-12T19:18:23Z","timestamp":1518463103000},"page":"1098-1111","source":"Crossref","is-referenced-by-count":30,"title":["Stream Processing Dual-Track CGRA for Object Inference"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8698-6584","authenticated-orcid":false,"given":"Xitian","family":"Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Di","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0339-7093","authenticated-orcid":false,"given":"Wei","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0579-3527","authenticated-orcid":false,"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485925"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2577031"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/11744023_32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2008.4587597"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33712-3_41"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1319-2"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/163542"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref34","author":"simonyan","year":"2014","journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001179"},{"key":"ref40","article-title":"Fast inverse square root","volume":"32","author":"lomont","year":"2003","journal-title":"Tech-315 nical Report"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/9781118009925"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.12"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243748"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2207748"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref4","author":"ranganath","year":"2016","journal-title":"Deep survival analysis"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-009-0275-4"},{"key":"ref3","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2006.68"},{"key":"ref5","author":"jouppi","year":"2016","journal-title":"Google Supercharges Machine Learning Tasks with TPU Custom Chip"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288864"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref1","first-page":"78","article-title":"DT-CGRA: Dual-track coarse-grained reconfigurable architecture for stream applications","author":"fan","year":"2016","journal-title":"Proc Int Conf Field Programm Logic Appl"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-739X(02)00105-X"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2015.2463735"},{"key":"ref45","first-page":"69","article-title":"A high performance FPGA-based accelerator for large-scale convolutional neural networks","author":"li","year":"2016","journal-title":"Proc Int Conf Field Programm Logic Appl"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2015.41"},{"key":"ref47","first-page":"1","article-title":"A high performance FPGA-based accelerator for BLAS library implementation","author":"rousseau","year":"2007","journal-title":"Proc 3rd Annual Reconfigurable Systems Summer Institute"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854309"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref41","author":"sdram","year":"2016","journal-title":"JESD79-3F"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.4236\/cs.2017.86010"},{"key":"ref44","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008534"},{"key":"ref43","year":"2016","journal-title":"Cublas"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2688340"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8362640\/08290568.pdf?arnumber=8290568","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:20Z","timestamp":1642003940000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8290568\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":47,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2797600","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}