{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T12:09:45Z","timestamp":1781266185856,"version":"3.54.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"IT R and D program of MKE KEIT"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tvlsi.2018.2801030","type":"journal-article","created":{"date-parts":[[2018,2,14]],"date-time":"2018-02-14T19:18:02Z","timestamp":1518635882000},"page":"1015-1025","source":"Crossref","is-referenced-by-count":15,"title":["All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate"],"prefix":"10.1109","volume":"26","author":[{"given":"Dong-Hoon","family":"Jung","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kyungho","family":"Ryu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jung-Hyun","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"373","article-title":"An all-digital 90-degree phase-shift dll with loop-embedded DCC for 1.6 Gbps DDR interface","author":"bae","year":"2007","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874036"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055345"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2188943"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914287"},{"key":"ref16","first-page":"20","article-title":"A high speed, energy and area efficient counter including carry look-ahead block","author":"ryu","year":"2013","journal-title":"Proc Int Conf Electron Inf Commun"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906183"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.568836"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332737"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.830592"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028748"},{"key":"ref5","first-page":"2122","article-title":"1.83ps-resolution CMOS dynamic arbitrary timing generator for >4 GHz ATE Applications","author":"okayasu","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.904155"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649067"},{"key":"ref2","first-page":"175","article-title":"RIC\/DICMOS—Multi-channel CMOS formatter","author":"syed","year":"2003","journal-title":"Proc Int Test Conf"},{"key":"ref1","year":"2007","journal-title":"ADATE207"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2032477"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2210742"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757519"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8362640\/08291824.pdf?arnumber=8291824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:20Z","timestamp":1642003940000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8291824\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":22,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2801030","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}