{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T22:50:11Z","timestamp":1777503011711,"version":"3.51.4"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tvlsi.2018.2801302","type":"journal-article","created":{"date-parts":[[2018,2,23]],"date-time":"2018-02-23T19:37:36Z","timestamp":1519414656000},"page":"1040-1050","source":"Crossref","is-referenced-by-count":20,"title":["Symmetric 2-D-Memory Access to Multidimensional Data"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5924-8807","authenticated-orcid":false,"given":"Sumitha","family":"George","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8051-3345","authenticated-orcid":false,"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minli Julie","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaisheng","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3146-6642","authenticated-orcid":false,"given":"Srivatsa","family":"Srinivasa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Mohan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1573-4122","authenticated-orcid":false,"given":"Ahmedullah","family":"Aziz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Sampson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-6068","authenticated-orcid":false,"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mssp.2004.09.127"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934603"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1186\/1556-276X-9-526"},{"key":"ref13","first-page":"1","article-title":"Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits","author":"yin","year":"2016","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131532"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IC-NC.2010.13"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2402517"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409760"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/143371.143488"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref6","first-page":"248","article-title":"A 0.62 mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on Haar-like face detector","author":"bong","year":"2017","journal-title":"Proc ISSCC"},{"key":"ref5","year":"2018","journal-title":"How Does Scatter\/Gather Work?"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2013.109"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1177\/0278364910365417"},{"key":"ref20","year":"2018","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref22","first-page":"164c","article-title":"Embedded 2 Mb ReRAM macro with 2.6 ns read access time using dynamic-trip-point-mismatch sampling current-mode sense amplifier for IoE applications","author":"lo","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037711"},{"key":"ref24","year":"2018","journal-title":"Matrix 1-Norm"},{"key":"ref23","year":"2018","journal-title":"MOSIS Scalable CMOS (SCMOS)"},{"key":"ref26","first-page":"105","volume":"1","author":"prasad","year":"2009","journal-title":"New Horizons in Mobile and Wireless Communications Radio Interfaces"},{"key":"ref25","first-page":"32","article-title":"Implementation of Strassen’s algorithm for matrix multiplication","author":"huss-lederman","year":"1996","journal-title":"Proc ACM\/IEEE Conf Supercomput"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8362640\/8301582-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8362640\/08301582.pdf?arnumber=8301582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:34Z","timestamp":1649443714000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8301582\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":27,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2801302","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}