{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:22:29Z","timestamp":1775067749815,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1255193"],"award-info":[{"award-number":["CCF-1255193"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1525749"],"award-info":[{"award-number":["CCF-1525749"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1525925"],"award-info":[{"award-number":["CCF-1525925"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tvlsi.2018.2803081","type":"journal-article","created":{"date-parts":[[2018,2,28]],"date-time":"2018-02-28T19:21:38Z","timestamp":1519845698000},"page":"1112-1125","source":"Crossref","is-referenced-by-count":66,"title":["A Simple Yet Efficient Accuracy-Configurable Adder Design"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5165-8556","authenticated-orcid":false,"given":"Wenbin","family":"Xu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5353-2364","authenticated-orcid":false,"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138614"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627635"},{"key":"ref12","first-page":"1449","article-title":"A new approximate adder with low relative error and correct sign calculation","author":"hu","year":"2015","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429542"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897981"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.58"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref19","article-title":"RAP-CLA: A reconfigurable approximate carry look-ahead adder","author":"akbari","year":"0","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024863"},{"key":"ref6","first-page":"1257","article-title":"High performance reliable variable latency carry select addition","author":"du","year":"2012","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref8","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proc Int Symp Integr Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1117\/12.507012","volume":"5205","author":"townsend","year":"2003","journal-title":"Proc SPIE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/31.92893"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/12.954513"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2004.825575"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8362640\/8304599-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8362640\/08304599.pdf?arnumber=8304599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:34Z","timestamp":1649443714000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8304599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":23,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2803081","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}