{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:27:51Z","timestamp":1764174471944,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","award":["FP7-612069-HARPA"],"award-info":[{"award-number":["FP7-612069-HARPA"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tvlsi.2018.2803202","type":"journal-article","created":{"date-parts":[[2018,2,26]],"date-time":"2018-02-26T21:45:45Z","timestamp":1519681545000},"page":"1204-1208","source":"Crossref","is-referenced-by-count":13,"title":["VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8110-7122","authenticated-orcid":false,"given":"Georgios","family":"Zervakis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1632-2015","authenticated-orcid":false,"given":"Fotios","family":"Ntouskas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3151-2730","authenticated-orcid":false,"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6930-6847","authenticated-orcid":false,"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiamal","family":"Pekmestzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744863"},{"key":"ref12","first-page":"361:1","article-title":"ABACUS: A technique for automated behavioral synthesis of approximate computing circuits","author":"nepal","year":"2014","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2751504.2751508"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231036"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2012863"},{"journal-title":"Composite Current Source (CCS) Modeling Technology Backgrounder","year":"2005","author":"mekhtarian","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273494"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837492"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2906199"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465795"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016665"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946047"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8362640\/08302865.pdf?arnumber=8302865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:20Z","timestamp":1642003940000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8302865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":17,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2803202","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}