{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:38:13Z","timestamp":1762252693812,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"INAE Chair Professorship"},{"name":"special PPEC-funded grant to Nanotechnology Research Triangle provided by Indian Statistical Institute"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tvlsi.2018.2803478","type":"journal-article","created":{"date-parts":[[2018,3,2]],"date-time":"2018-03-02T19:19:13Z","timestamp":1520018353000},"page":"1026-1039","source":"Crossref","is-referenced-by-count":16,"title":["Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7923-9767","authenticated-orcid":false,"given":"Biswajit","family":"Bhowmik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3020-4154","authenticated-orcid":false,"given":"Santosh","family":"Biswas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9118-5888","authenticated-orcid":false,"given":"Jatindra Kumar","family":"Deka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bhargab B.","family":"Bhattacharya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2748884"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269230"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2953878"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538284"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.48"},{"journal-title":"Opencores","year":"2017","key":"ref35"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1145\/2228360.2228431","article-title":"Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45 nm SOI","author":"park","year":"2012","journal-title":"Proc 49th Annu Design Autom Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474401"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139156"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3056662.3056674"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3055512"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999965"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.108"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2886781"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2204909"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2567936"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SMC.2016.7844950"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-SmartCity-DSS.2016.0081"},{"journal-title":"Intel Core2 Extreme Processor","year":"2017","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NCC.2016.7561197"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.202"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968510"},{"journal-title":"Adapteva Epiphany Multicore Architecture","year":"2017","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271868"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2612647"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907263"},{"key":"ref9","first-page":"1","article-title":"Trading off area, yield and performance via hybrid redundancy in multi-core architectures","author":"gao","year":"2013","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540721"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818797"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.62"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.18"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195984"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071475"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON.2015.7443393"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5246-3"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8362640\/08306305.pdf?arnumber=8306305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:20Z","timestamp":1642003940000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8306305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":39,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2803478","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}