{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:33:23Z","timestamp":1779381203148,"version":"3.53.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["ECCS-1128715"],"award-info":[{"award-number":["ECCS-1128715"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tvlsi.2018.2804220","type":"journal-article","created":{"date-parts":[[2018,2,28]],"date-time":"2018-02-28T19:21:38Z","timestamp":1519845698000},"page":"1126-1138","source":"Crossref","is-referenced-by-count":32,"title":["A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2625-1249","authenticated-orcid":false,"given":"Jun","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1842-0324","authenticated-orcid":false,"given":"Beomsoo","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marino","family":"Guzman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ahmed","family":"Fahmy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8523-728X","authenticated-orcid":false,"given":"Taewook","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9168-5142","authenticated-orcid":false,"given":"Nima","family":"Maghari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807410"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2321063"},{"key":"ref11","first-page":"476","article-title":"A 250 mV 7.5 \n$\\mu \\text{W}$\n 61 dB SNDR CMOS SC \n$\\Delta \\Sigma $\n modulator using a near-threshold-voltage-biased CMOS inverter technique","author":"michel","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362736"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.509855"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2275659"},{"key":"ref15","first-page":"98","article-title":"A very wideband fully balanced active RC polyphase filter based on CMOS inverters in 0.18 \n$\\mu \\text{m}$\n CMOS technology","author":"komoriyama","year":"2007","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-25747-0_1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1972.1050260"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234236"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024801"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527229"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856280"},{"key":"ref3","first-page":"280","article-title":"A 0.6 V 1.17 ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16—spatial redundancy in 14 nm FinFET technology","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328224"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028049"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900280"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253232"},{"key":"ref7","first-page":"1","article-title":"A fully synthesized 0.4 V 77 dB SFDR reprogrammable SRMC filter using digital standard cells","author":"liu","year":"2015","journal-title":"Proc IEEE CICC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415231"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010973"},{"key":"ref1","first-page":"252","article-title":"A 0.048 mm2 3 mW synthesizable fractional-N PLL with a soft injection-locking technique","author":"deng","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884332"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1969.1050000"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217860"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1982.1085106"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1973.1083667"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2354641"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.261999"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8362640\/8304653-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8362640\/08304653.pdf?arnumber=8304653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:34Z","timestamp":1649443714000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8304653\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2804220","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}