{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:37:56Z","timestamp":1781887076873,"version":"3.54.5"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tvlsi.2018.2805470","type":"journal-article","created":{"date-parts":[[2018,3,5]],"date-time":"2018-03-05T22:10:03Z","timestamp":1520287803000},"page":"2599-2607","source":"Crossref","is-referenced-by-count":73,"title":["Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2831-1156","authenticated-orcid":false,"given":"Alessandro","family":"Grossi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elisa","family":"Vianello","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8755-0504","authenticated-orcid":false,"given":"Cristian","family":"Zambelli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pablo","family":"Royer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Philippe","family":"Noel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bastien","family":"Giraud","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Perniola","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Piero","family":"Olivo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Etienne","family":"Nowak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","first-page":"405","author":"song","year":"2010","journal-title":"A Low-Power Content-Addressable Memory (CAM) Using Pipelined Search Scheme"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2646758"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2016.7440057"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2594119"},{"key":"ref35","first-page":"1","article-title":"Device-architecture co-design for hyperdimensional computing with 3D vertical resistive switching random access memory (3D VRRAM)","author":"li","year":"2017","journal-title":"Proc IEEE Int Sym VLSI Tech Syst and Appl (VLSI-TSA)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.17"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939100"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RAECS.2015.7453403"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2434888"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"94008","DOI":"10.1088\/1361-6641\/aa811c","article-title":"Programming scheme based optimization of hybrid 4T-2R OxRAM NVSRAM","volume":"32","author":"majumdar","year":"2017","journal-title":"Semicond Sci Technol"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046995"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2301694"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391670"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref18","first-page":"43","article-title":"A novel ternary content addressable memory design based on RRAM with high intensity and low search energy","author":"han","year":"2017","journal-title":"Proc Int Conf Solid State Devices Mater (SSDM)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2719023"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2167513"},{"key":"ref4","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527507"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495283"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2442412"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.10.003"},{"key":"ref5","first-page":"210","article-title":"A 130.7 mm2 2-layer 32 Gb ReRAM memory device in 24 nm technology","author":"liu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"31","article-title":"About the intrinsic resistance variability in HfO2-based RRAM devices","author":"cagli","year":"2017","journal-title":"Proc Joint Int EUROSOI Workshop Int Conf Ultimate Integr Silicon (EUROSOI-ULIS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2330200"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838433"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495295"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602218"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681458"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527447"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref25","first-page":"136","article-title":"A 256 b-wordlength ReRAM-based TCAM with 1 ns search-time and \n$14\\times $\n improvement in wordlength-energyefficiency-density product using 2.5T1R cell","author":"lin","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8554317\/08306516.pdf?arnumber=8306516","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:05:11Z","timestamp":1643249111000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8306516\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":35,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2805470","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}