{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T05:30:12Z","timestamp":1769751012048,"version":"3.49.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tvlsi.2018.2810241","type":"journal-article","created":{"date-parts":[[2018,3,21]],"date-time":"2018-03-21T18:06:14Z","timestamp":1521655574000},"page":"1233-1240","source":"Crossref","is-referenced-by-count":1,"title":["An Adaptive Mechanism for Designing Efficient Snoop Filters"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0044-3840","authenticated-orcid":false,"given":"Cheng-Hung","family":"Lin","sequence":"first","affiliation":[]},{"given":"Sze-Chen","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Shih-Chieh","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658623"},{"key":"ref3","author":"renau","year":"2005","journal-title":"SESC Simulator"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.31"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/130823.130824"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669143"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1327171.1327174"},{"key":"ref12","article-title":"Power efficient cache coherence","author":"saldanha","year":"2001","journal-title":"Proc Workshop Memory Perform"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176783"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903254"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19448-1_6"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8396231\/08320825.pdf?arnumber=8320825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:01Z","timestamp":1642004161000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8320825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":12,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2810241","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}