{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:02:18Z","timestamp":1761663738196,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2010-0020163"],"award-info":[{"award-number":["NRF-2010-0020163"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tvlsi.2018.2810782","type":"journal-article","created":{"date-parts":[[2018,4,3]],"date-time":"2018-04-03T18:58:06Z","timestamp":1522781886000},"page":"2619-2627","source":"Crossref","is-referenced-by-count":8,"title":["Three-Dimensional Pipeline ADC Utilizing TSV\/ Design Optimization and Memristor Ratioed Logic"],"prefix":"10.1109","volume":"26","author":[{"given":"Nahid","family":"Mirzaie","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Alzahmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossein","family":"Shamsi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyung-Su","family":"Byun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2436875"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2580703"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2371453"},{"journal-title":"Genetic Algorithms in Search Optimization and Machine Learning","year":"1989","author":"goldberg","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000976"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466443"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512700"},{"journal-title":"Aperture Uncertainty and ADC System Performance","year":"2000","author":"brannon","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928950"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.663576"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.933460"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"article-title":"Modeling and simulation of the programmable metallization cells (PMCs) and diamond-based power devices","year":"2017","author":"saremi","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331563"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593122"},{"key":"ref27","first-page":"58","article-title":"Empirical models for wiring capacitances in VLSI","author":"wu","year":"1996","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref3","first-page":"1457","article-title":"TSV-last, heterogeneous 3D integration of a SiGe BiCMOS beam former and patch antenna for a W-band phased array radar","author":"malta","year":"2016","journal-title":"Proc IEEE Electron Compon Technol Conf (ECTC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1111"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2157746"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062845"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1481","DOI":"10.1109\/TCPMT.2012.2236385","article-title":"Embedded wafer level packaging for 77-GHz automotive radar front-end with through silicon via and its 3-D integration","volume":"3","author":"li","year":"2013","journal-title":"IEEE Trans Compon Packag Manuf Technol"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231335"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2174640"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007147"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2453332"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582852"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2017.2773579"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2413152"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1109\/TCPMT.2010.2101890","article-title":"High-frequency scalable electrical model and analysis of a through silicon via (TSV)","volume":"1","author":"kim","year":"2011","journal-title":"IEEE Trans Compon Packag Manuf Technol"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2015.2414477"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8554317\/8330020-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8554317\/08330020.pdf?arnumber=8330020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:31Z","timestamp":1649443711000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8330020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":33,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2810782","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}