{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:13:23Z","timestamp":1758892403999,"version":"3.37.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Nature Science Foundation of China","doi-asserted-by":"publisher","award":["61674173"],"award-info":[{"award-number":["61674173"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tvlsi.2018.2810831","type":"journal-article","created":{"date-parts":[[2018,3,27]],"date-time":"2018-03-27T18:59:05Z","timestamp":1522177145000},"page":"1408-1412","source":"Crossref","is-referenced-by-count":8,"title":["A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1166-6927","authenticated-orcid":false,"given":"Xiaobai","family":"Chen","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8802-0457","authenticated-orcid":false,"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2847263.2847265"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/JSSC.2016.2616357"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/MICRO.2014.58"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/1816038.1815993"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/CVPR.2015.7298594"},{"year":"2014","author":"simonyan","journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/3007787.3001179"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/CVPR.2016.90"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/2847263.2847276"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2016.2636225"},{"key":"ref2","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/35.41400"},{"key":"ref9","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc ACM\/SIGDA Int'l Symp Field-Programmable Gate Arrays"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8396231\/08326740.pdf?arnumber=8326740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:01Z","timestamp":1642004161000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8326740\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":13,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2810831","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}