{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:45:55Z","timestamp":1765356355809,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board, Government of India","doi-asserted-by":"publisher","award":["ECR\/2015\/000422"],"award-info":[{"award-number":["ECR\/2015\/000422"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tvlsi.2018.2810954","type":"journal-article","created":{"date-parts":[[2018,4,2]],"date-time":"2018-04-02T20:38:51Z","timestamp":1522701531000},"page":"1223-1232","source":"Crossref","is-referenced-by-count":19,"title":["Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7686-7730","authenticated-orcid":false,"given":"Govinda","family":"Sannena","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bishnu Prasad","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2012.2220912"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TVLSI.2010.2101089"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DFT.2010.52"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/VTS.2007.22"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1016\/j.mejo.2011.02.005"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TVLSI.2013.2296033"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1049\/el.2010.0908"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/DDECS.2011.5783090"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ISCAS.2014.6865360"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/IRPS.2014.6861106"},{"key":"ref4","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"year":"2017","journal-title":"ISCAS’89 Benchmarks","key":"ref27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2002.803957"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2006.870912"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/MICRO.2003.1253179"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISQED.2007.23"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2008.2007145"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2002.803949"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/CICC.2009.5280882"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/4.661211"},{"key":"ref20","first-page":"441","article-title":"Digital circuits reliability with in-situ monitors in 28 nm fully depleted SOI","author":"saliva","year":"2015","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TCSII.2017.2735445"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/CICC.2015.7338418"},{"key":"ref24","first-page":"205","article-title":"A 0.44 V-1.1 V 9-transistor transition-detector and half-path error detection technique for low power applications","author":"shang","year":"2017","journal-title":"Proc A-SSCC"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/ISSCC.2016.7417956"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/TC.2011.246"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/JSSC.2014.2328658"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8396231\/08329206.pdf?arnumber=8329206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:01Z","timestamp":1642004161000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8329206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":27,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2810954","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}