{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:14:34Z","timestamp":1761581674692,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tvlsi.2018.2812800","type":"journal-article","created":{"date-parts":[[2018,3,22]],"date-time":"2018-03-22T18:07:20Z","timestamp":1521742040000},"page":"2773-2780","source":"Crossref","is-referenced-by-count":13,"title":["Stateful Memristor-Based Search Architecture"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9617-5080","authenticated-orcid":false,"given":"Yasmin","family":"Halawani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8610-3064","authenticated-orcid":false,"given":"Muath","family":"Abu Lebdeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6063-473X","authenticated-orcid":false,"given":"Baker","family":"Mohammad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9600-8036","authenticated-orcid":false,"given":"Mahmoud","family":"Al-Qutayri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said F.","family":"Al-Sarawi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/TNANO.2012.2217153"},{"year":"1991","journal-title":"LT1011\/LT1011A—Voltage Comparator","key":"ref38"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/NANOARCH.2010.5510936"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1007\/s00339-012-6902-x","article-title":"Thermophoresis\/diffusion as a plausible mechanism for unipolar resistive switching in metal–oxide–metal memristors","volume":"107","author":"strukov","year":"2012","journal-title":"Appl Phys A"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"20155","DOI":"10.1073\/pnas.0906949106","article-title":"Four-dimensional address topology for circuits with stacked multilayer crossbar arrays","volume":"106","author":"strukov","year":"2009","journal-title":"Proc Nat Acad Sci USA"},{"key":"ref30","article-title":"A multiply-add engine with monolithically integrated 3D memristor crossbar\/CMOS hybrid circuit","volume":"7","author":"chakrabarti","year":"2017","journal-title":"Sci Rep"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1038\/nnano.2008.160"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/TVLSI.2012.2227519"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/TNANO.2013.2275178"},{"year":"2014","author":"yakopcic","article-title":"Memristor device modeling and circuit design for read out integrated circuits, memory architectures, and neuromorphic systems","key":"ref34"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TVLSI.2015.2440392"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1109\/TNNLS.2016.2547842"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1038\/nmat3070"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSI.2010.2078710"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TNNLS.2015.2482220"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2897937.2898010"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/MWSCAS.2016.7870045"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/VLSI-SoC.2017.8203479"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1049\/el.2017.0394"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TNANO.2015.2504841"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/CNNA.2012.6331433"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/ChiCC.2016.7554272"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TVLSI.2014.2309350"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TCSII.2014.2357292"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2005.864128"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TVLSI.2017.2685427"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/TCSI.2017.2706299"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2014.2316241"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"strukov","year":"2008","journal-title":"Nature"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/4.259"},{"year":"2016","author":"liu","journal-title":"Combined compute and storage Configurable memristor arrays to accelerate search","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1063\/1.3640806"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JIOT.2016.2577520"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1002\/pssa.201330558"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ICIP.2016.7532807"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TGRS.2015.2469138"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1515\/ntrev-2015-0029","article-title":"State of the art of metal oxide memristor devices","volume":"5","author":"mohammad","year":"2016","journal-title":"Rev Nanotechnol"},{"key":"ref23","first-page":"1018","article-title":"Deep convolutional Hamming ranking network for large scale image retrieval","author":"zhong","year":"2014","journal-title":"Proc World Congr Intell Control Autom (WCICA)"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/TVLSI.2013.2282132"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1186\/s11671-015-1106-x"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8554317\/08322443.pdf?arnumber=8322443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T05:18:38Z","timestamp":1643260718000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8322443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":40,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2812800","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}