{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T15:39:24Z","timestamp":1784821164974,"version":"3.55.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001863","name":"Ministry of Economy, Trade and Industry and the New Energy and Industrial Technology Development Organization through the project \u201cUltralow Voltage Device Project,\u201d","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"JSPS KAKENHI S","doi-asserted-by":"publisher","award":["25220002"],"award-info":[{"award-number":["25220002"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"JSPS","doi-asserted-by":"publisher","award":["17J04659"],"award-info":[{"award-number":["17J04659"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tvlsi.2018.2812893","type":"journal-article","created":{"date-parts":[[2018,3,23]],"date-time":"2018-03-23T18:18:15Z","timestamp":1521829095000},"page":"1254-1267","source":"Crossref","is-referenced-by-count":14,"title":["Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1582-0100","authenticated-orcid":false,"given":"Hayate","family":"Okuhara","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1253-8620","authenticated-orcid":false,"given":"Akram","family":"Ben Ahmed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Johannes Maximilian","family":"Kuhn","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593115"},{"key":"ref31","first-page":"112","article-title":"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance","author":"tschanz","year":"2009","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2015.7063746"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283789"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803957"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850895"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891101"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2132765"},{"key":"ref17","first-page":"207","article-title":"Power management through DVFS and dynamic body biasing in FD-SOI circuits","author":"akgul","year":"2014","journal-title":"Proc Design Autom Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2635675"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008858"},{"key":"ref28","first-page":"68","article-title":"Power optimization of a micro-controller with silicon on thin buried oxide","author":"kitamori","year":"2013","journal-title":"Proc 12th Workshop Synth Syst Integr Mixed Inf Technol"},{"key":"ref4","first-page":"152","article-title":"Performance and variability optimization strategies in a sub-200 mV, 3.5pJ\/inst, 11 nW subthreshold processor","author":"hanson","year":"2007","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2016.7503676"},{"key":"ref3","first-page":"292","article-title":"A 180 mV FFT processor using subthreshold circuit techniques","author":"wang","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.5772\/6877"},{"key":"ref29","author":"neil","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.200"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E98.C.536"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369503"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCC.2009.2032660"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927486"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-013-1021-9"},{"key":"ref20","first-page":"1","article-title":"A fast, flexible, positive and negative adaptive body-bias generator in 28 nm FDSOI","author":"blagojevi?","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810053"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2017.7946379"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912137"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036628"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010767"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810043"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8396231\/08323396.pdf?arnumber=8323396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:01Z","timestamp":1642004161000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8323396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2812893","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}