{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:33:21Z","timestamp":1758123201346,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100003382","name":"Core Research for Evolutional Science and Technology","doi-asserted-by":"publisher","award":["JPMJCR1432"],"award-info":[{"award-number":["JPMJCR1432"]}],"id":[{"id":"10.13039\/501100003382","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tvlsi.2018.2812914","type":"journal-article","created":{"date-parts":[[2018,3,26]],"date-time":"2018-03-26T18:05:21Z","timestamp":1522087521000},"page":"2723-2736","source":"Crossref","is-referenced-by-count":14,"title":["Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9075-6711","authenticated-orcid":false,"given":"Hiroyuki","family":"Ochi","sequence":"first","affiliation":[{"name":"Graduate School\/College of Information Science and Engineering, Ritsumeikan University, Kusatsu, Japan"}]},{"given":"Kosei","family":"Yamaguchi","sequence":"additional","affiliation":[{"name":"Graduate School\/College of Information Science and Engineering, Ritsumeikan University, Kusatsu, Japan"}]},{"given":"Tetsuaki","family":"Fujimoto","sequence":"additional","affiliation":[{"name":"Graduate School\/College of Information Science and Engineering, Ritsumeikan University, Kusatsu, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3184-2783","authenticated-orcid":false,"given":"Junshi","family":"Hotate","sequence":"additional","affiliation":[{"name":"Graduate School\/College of Information Science and Engineering, Ritsumeikan University, Kusatsu, Japan"}]},{"given":"Takashi","family":"Kishimoto","sequence":"additional","affiliation":[{"name":"Graduate School\/College of Information Science and Engineering, Ritsumeikan University, Kusatsu, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6484-9204","authenticated-orcid":false,"given":"Toshiki","family":"Higashi","sequence":"additional","affiliation":[{"name":"Graduate School\/College of Information Science and Engineering, Ritsumeikan University, Kusatsu, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1131-0800","authenticated-orcid":false,"given":"Takashi","family":"Imagawa","sequence":"additional","affiliation":[{"name":"Graduate School\/College of Information Science and Engineering, Ritsumeikan University, Kusatsu, Japan"}]},{"given":"Ryutaro","family":"Doi","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University, Suita, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1015-2222","authenticated-orcid":false,"given":"Munehiro","family":"Tada","sequence":"additional","affiliation":[{"name":"NEC Corporation, Tsukuba, Japan"}]},{"given":"Tadahiko","family":"Sugibayashi","sequence":"additional","affiliation":[{"name":"NEC Corporation, Tsukuba, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0958-030X","authenticated-orcid":false,"given":"Wataru","family":"Takahashi","sequence":"additional","affiliation":[{"name":"NEC Corporation, Kawasaki, Japan"}]},{"given":"Kazutoshi","family":"Wakabayashi","sequence":"additional","affiliation":[{"name":"NEC Corporation, Kawasaki, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5198-0668","authenticated-orcid":false,"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Kyoto University, Kyoto, Japan"}]},{"given":"Yukio","family":"Mitsuyama","sequence":"additional","affiliation":[{"name":"School of Systems Engineering, Kochi University of Technology, Kami, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6639-7694","authenticated-orcid":false,"given":"Jaehoon","family":"Yu","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University, Suita, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0377-2108","authenticated-orcid":false,"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University, Suita, Japan"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8499-9"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479020"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169070"},{"key":"ref11","first-page":"228","article-title":"Programmable cell array using rewritable solid-electrolyte switch integrated in 90 nm CMOS","author":"miyamura","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2204263"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1145\/2684746.2689088","article-title":"0.5-V highly power-efficient programmable logic using nonvolatile configuration switch in BEOL","author":"miyamura","year":"2015","journal-title":"Proc FPGA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783344"},{"key":"ref15","first-page":"28t","article-title":"A low-power Cu atom switch programmable logic fabricated in a 40 nm-node CMOS technology","author":"bai","year":"2017","journal-title":"Symp VLSI Technol Dig"},{"key":"ref16","first-page":"32","article-title":"A novel two-varistors (a-Si\/SiN\/a-Si) selected complementary atom switch (2V-1CAS) for nonvolatile crossbar switch with multiple fan-outs","author":"banno","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref17","first-page":"16.4.1","article-title":"$50\\times 20$\n crossbar switch block (CSB) with two-varistors (a-Si\/SiN\/a-Si) selected complementary atom switch for a highly-dense reconfigurable logic","author":"banno","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577337"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2051191"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref4","first-page":"1","article-title":"Evaluation of a non-volatile FPGA based on MRAM technology","author":"zhao","year":"2006","journal-title":"Proc ICICDT"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.898829"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2578278"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E99.A.2328"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2275188"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref21","first-page":"242t","article-title":"Bidirectional TaO-diode-selected, complementary atom switch (DCAS) for area-efficient, nonvolatile crossbar switch block","author":"okamoto","year":"2013","journal-title":"Symp VLSI Technol Dig"},{"key":"ref24","first-page":"212t","article-title":"Ultralow-voltage operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM down to 0.37 V utilizing adaptive back bias","author":"makiyama","year":"2013","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389260"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2015.7458342"},{"key":"ref25","first-page":"12","article-title":"The Stratix\n$\\Pi $\n routing and logic architecture","author":"lewis","year":"2003","journal-title":"Proc FPGA"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8554317\/08325430.pdf?arnumber=8325430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T19:20:29Z","timestamp":1714764029000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8325430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":32,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2812914","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}