{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:57Z","timestamp":1740133317488,"version":"3.37.3"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CCF-1320401"],"award-info":[{"award-number":["CCF-1320401"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF MRSEC","award":["DMR-1121053"],"award-info":[{"award-number":["DMR-1121053"]}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-0960316"],"award-info":[{"award-number":["CNS-0960316"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tvlsi.2018.2814627","type":"journal-article","created":{"date-parts":[[2018,4,4]],"date-time":"2018-04-04T18:09:27Z","timestamp":1522865367000},"page":"1209-1222","source":"Crossref","is-referenced-by-count":1,"title":["High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6723-8190","authenticated-orcid":false,"given":"Ping-Lin","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3934-7031","authenticated-orcid":false,"given":"Malgorzata","family":"Marek-Sadowska","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.64"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.50"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707884"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315596"},{"key":"ref30","first-page":"933","article-title":"An efficient boosting algorithm for combining preferences","volume":"4","author":"freund","year":"2003","journal-title":"J Mach Learn Res"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.888404"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2458318"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723134"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1327452.1327492"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372595"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.107"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868624"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723129"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285054"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2433954"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/859425"},{"key":"ref12","first-page":"1","article-title":"3D FPGA using high-density interconnect Monolithic Integration","author":"turkyilmaz","year":"2014","journal-title":"Proc DATE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753304"},{"key":"ref14","first-page":"145","article-title":"Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration","author":"maly","year":"2011","journal-title":"Proc MIXDES"},{"key":"ref15","first-page":"1","article-title":"N-channel junction-less vertical slit field-effect transistor (VeSFET): Fabrication-based feasibility assessment","volume":"32","author":"chen","year":"2012","journal-title":"Proc ICSSICT"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2293539"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2577629"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166288"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228560"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657039"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2584664"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.801446"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2386883"},{"journal-title":"Partial Reconfiguration User Guide UG702 (v14 5)","year":"2013","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577381"},{"key":"ref49","first-page":"121","article-title":"A compact model of VeSFET capacitances","author":"kasprowicz","year":"2011","journal-title":"Proc MIXDES"},{"key":"ref9","first-page":"1","article-title":"Monolithic 3D integrated circuits","author":"wong","year":"2007","journal-title":"Proc VLSI-TSA"},{"journal-title":"Vivado Design Suite User Guide High-Level Synthesis UG902","year":"2016","key":"ref46"},{"journal-title":"7 Series FPGAs Configuration User Guide UG470 (v1 11)","year":"2016","key":"ref45"},{"key":"ref48","first-page":"151","article-title":"Vertical-slit field-effect transistor (VeSFET)—Design space exploration and DC model","author":"pfitzner","year":"2011","journal-title":"Proc MIXDES"},{"journal-title":"Virtex-5 FPGA User Guide vol UG190 (v4 4)","year":"2012","key":"ref47"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2015.7324725"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804405"},{"journal-title":"7 Series FPGAs Overview DS180 (v2 0)","year":"2016","key":"ref44"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008878"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8396231\/8331268-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8396231\/08331268.pdf?arnumber=8331268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:32Z","timestamp":1649443712000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8331268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":50,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2814627","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}