{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T14:02:52Z","timestamp":1758636172054,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 106-2221-E-155-056","MOST 103-2221-E-007-125-MY3","MOST 106-2221-E-007-111-MY3"],"award-info":[{"award-number":["MOST 106-2221-E-155-056","MOST 103-2221-E-007-125-MY3","MOST 106-2221-E-007-111-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tvlsi.2018.2816023","type":"journal-article","created":{"date-parts":[[2018,3,29]],"date-time":"2018-03-29T18:06:05Z","timestamp":1522346765000},"page":"2842-2852","source":"Crossref","is-referenced-by-count":26,"title":["On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4426-7367","authenticated-orcid":false,"given":"Hsin-Pei","family":"Wang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0136-9825","authenticated-orcid":false,"given":"Chia-Chun","family":"Lin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9870-8290","authenticated-orcid":false,"given":"Chia-Cheng","family":"Wu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3934-800X","authenticated-orcid":false,"given":"Yung-Chih","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2017","journal-title":"ABC A System for Sequential Synthesis and Verification","key":"ref33"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/TCAD.2013.2252057"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.1007\/978-94-007-4491-2_12","article-title":"Memristor SPICE modeling","author":"yakopcic","year":"2012","journal-title":"Advances in Neuromorphic Memristor Science and Applications"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/NAECON.2014.7045809"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TVLSI.2013.2282132"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISVLSI.2016.61"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/NANOARCH.2009.5226356"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1049\/el.2010.3407"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ISCAS.2012.6271792"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TNNLS.2016.2547842"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1002\/adma.201103379"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/LED.2010.2049092"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/IJCNN.2010.5596775"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ICCAD.2014.7001393"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/NAECON.2016.7856807"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISIT.2013.6620207"},{"key":"ref27","first-page":"97","article-title":"Synthesis of memristive circuits based on stateful IMPLY gates using an evolutionary algorithm with a correction function","author":"wang","year":"2016","journal-title":"IEEE Int Symp Nano Archit"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1162\/NECO_a_00694"},{"key":"ref6","article-title":"Hewlett-packard unveils real-world memristor, chip of the future","author":"fax","year":"2010","journal-title":"Popular Science Magazine"},{"key":"ref29","volume":"1","author":"whitehead","year":"1910","journal-title":"Principia Mathematica"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TCT.1971.1083337"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TENCON.2015.7372883"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1021\/nl904092h"},{"key":"ref2","first-page":"1","article-title":"Digital logic synthesis for memristors","author":"b\u00fcrger","year":"2013","journal-title":"Proc Reed-Muller Workshop"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1038\/nature08940","article-title":"‘Memristive’ switches enable ‘stateful’ logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1149\/2.0061507eel"},{"year":"2011","author":"satat","article-title":"Logic design with memristors","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1557\/opl.2014.521"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ICECS.2014.7050047"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"strukov","year":"2008","journal-title":"Nature"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/MCAS.2016.2583673"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-51724-7","author":"vaidyanathan","year":"2017","journal-title":"Advances in Memristors Memristive Devices and Systems"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8554317\/08327842.pdf?arnumber=8327842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T14:09:50Z","timestamp":1643292590000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8327842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":33,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2816023","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}