{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:30:36Z","timestamp":1781886636166,"version":"3.54.5"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002367","name":"\u201cStrategic Priority Research Program\u201d of the Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDA09020402"],"award-info":[{"award-number":["XDA09020402"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Integrate Circuit Research Program of China","award":["2009ZX02023-003"],"award-info":[{"award-number":["2009ZX02023-003"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61376006"],"award-info":[{"award-number":["61376006"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61401444"],"award-info":[{"award-number":["61401444"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61504157"],"award-info":[{"award-number":["61504157"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61622408"],"award-info":[{"award-number":["61622408"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010098","name":"Science and Technology Council of Shanghai","doi-asserted-by":"publisher","award":["14ZR1447500"],"award-info":[{"award-number":["14ZR1447500"]}],"id":[{"id":"10.13039\/100010098","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010098","name":"Science and Technology Council of Shanghai","doi-asserted-by":"publisher","award":["15DZ2270900"],"award-info":[{"award-number":["15DZ2270900"]}],"id":[{"id":"10.13039\/100010098","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tvlsi.2018.2816246","type":"journal-article","created":{"date-parts":[[2018,3,29]],"date-time":"2018-03-29T18:06:05Z","timestamp":1522346765000},"page":"1268-1276","source":"Crossref","is-referenced-by-count":4,"title":["A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4321-0385","authenticated-orcid":false,"given":"Yu","family":"Lei","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5766-5746","authenticated-orcid":false,"given":"Houpeng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoyun","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qian","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jie","family":"Miao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhitang","family":"Song","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724603"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2645384"},{"key":"ref10","first-page":"260","article-title":"A \n$0.13\\mu \\text{m}$\n 64Mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref12","first-page":"60t","article-title":"Bit cost scalable (BiCS) technology for future ultra high density storage memories","author":"nitayama","year":"2013","journal-title":"Proc Symp VLSI Technol (VLSIT)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131654"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001329"},{"key":"ref15","first-page":"153","article-title":"Multi-layer sidewall WOX resistive memory suitable for 3D ReRAM","author":"chien","year":"2012","journal-title":"Proc Symp VLSI Technol (VLSIT)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409667"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1377","DOI":"10.1109\/TED.2014.2311655","article-title":"3-D cross-point array operation on AlOy\/HfOx-based vertical resistive switching memory","volume":"61","author":"gao","year":"2014","journal-title":"IEEE Trans Electron Devices"},{"key":"ref18","first-page":"10.4.1","article-title":"3D vertical TaOx\/TiO2 RRAM with over \n$10^{3}$\n self-rectifying ratio and sub-\n$\\mu \\text{A}$\n operating current","author":"hsu","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref19","first-page":"10.5.1","article-title":"Nanoscale (~10nm) 3D vertical ReRAM and NbO2 threshold selector with TiN electrode","author":"cha","year":"2013","journal-title":"IEDM Tech Dig"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2606438"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2654270"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2536639"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703391"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2729665"},{"key":"ref5","first-page":"19.1.1","article-title":"9nm half-pitch functional resistive memory cell with \n$< 1\\mu \\text{A}$\n programming current using thermally oxidized sub-stoichiometric WOx film","author":"ho","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref8","first-page":"1","article-title":"A stackable cross point phase change memory","author":"kau","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2326797"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1116\/1.4889999"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452352"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2553123"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2665642"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582122"},{"key":"ref24","first-page":"474","article-title":"A 512kB embedded phase change memory with 416kB\/s write throughput at \n$100\\mu \\text{A}$\n cell write current","author":"hanzawa","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"158t","article-title":"3D vertical RRAM&#x2014;Scaling limit analysis and demonstration of 3D array operation","author":"yu","year":"2013","journal-title":"Proc VLSI Technol (VLSIT) Symp"},{"key":"ref26","first-page":"332","article-title":"Embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme","author":"chang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"258","article-title":"A 64Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8396231\/08327898.pdf?arnumber=8327898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:01Z","timestamp":1642004161000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8327898\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":31,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2816246","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}