{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:57Z","timestamp":1740133317827,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission in the context of the H2020 FETHPC EXTRA Project","doi-asserted-by":"publisher","award":["671653"],"award-info":[{"award-number":["671653"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tvlsi.2018.2817159","type":"journal-article","created":{"date-parts":[[2018,4,9]],"date-time":"2018-04-09T21:02:04Z","timestamp":1523307724000},"page":"1340-1353","source":"Crossref","is-referenced-by-count":2,"title":["Data Reuse Buffer Synthesis Using the Polyhedral Model"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5496-3430","authenticated-orcid":false,"given":"Wim","family":"Meeus","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4477-5313","authenticated-orcid":false,"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"77:1","article-title":"An optimal microarchitecture for stencil computation acceleration based on non-uniform partitioning of data reuse buffers","author":"cong","year":"2014","journal-title":"Proc 51st Annu Design Autom Conf Design Autom Conf (DAC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2966995"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.127"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"article-title":"Systolic array apparatuses for matrix computations","year":"1985","author":"kung","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/509705.509708"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0012-3"},{"key":"ref17","first-page":"209","article-title":"Putting polyhedral loop transformations to work","author":"bastoul","year":"2003","journal-title":"Proc Int Workshop Lang Compil Parallel Comput (LCPC)"},{"journal-title":"barvinok User Guide","year":"2007","author":"verdoolaege","key":"ref18"},{"journal-title":"Jolylib","year":"2017","key":"ref19"},{"key":"ref4","first-page":"298","article-title":"Automating data reuse in high-level synthesis","author":"meeus","year":"2014","journal-title":"Proc Design Autom Test Eur Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997199"},{"journal-title":"Riverside Optimizing Compiler for Configurable Computing","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.11.006"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.80"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6859-2_41"},{"journal-title":"Polylib","year":"2017","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(96)00063-4"},{"key":"ref21","first-page":"753","article-title":"Enabling unimodular transformations","author":"sass","year":"1994","journal-title":"Proc ACM\/IEEE Conf Supercomput"},{"journal-title":"ISSCC Tutorial","year":"2014","author":"verdoolaege","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71528-3_11"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8396231\/08333763.pdf?arnumber=8333763","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T03:04:38Z","timestamp":1633921478000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8333763\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":24,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2817159","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}