{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,27]],"date-time":"2026-08-27T15:16:11Z","timestamp":1787843771878,"version":"build-2784847793"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Science and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008676","name":"Canadian Microelectronic Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008676","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tvlsi.2018.2817177","type":"journal-article","created":{"date-parts":[[2018,4,3]],"date-time":"2018-04-03T18:58:06Z","timestamp":1522781886000},"page":"1377-1390","source":"Crossref","is-referenced-by-count":4,"title":["On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1765-9170","authenticated-orcid":false,"given":"Claude","family":"Thibeault","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9484-7218","authenticated-orcid":false,"given":"Ghyslain","family":"Gagnon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Lessons from at-speed scan deployment on an Intel Itanium microprocessor","author":"pant","year":"2010","journal-title":"Proc Int Test Conf"},{"key":"ref11","first-page":"1","article-title":"On the impact of multiple clock domains and intermodulation products on test","author":"thibeault","year":"2012","journal-title":"Proc IEEE Int Work Defect Adaptive Test Anal (DATA)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928920"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700574"},{"key":"ref14","author":"schwartz","year":"1980","journal-title":"Information transmission modulation and noise"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPLC.2008.4510426"},{"key":"ref16","year":"2009","journal-title":"Spartan-3E FPGA Family Data Sheet (v3 8)"},{"key":"ref17","year":"2008","journal-title":"Digilent Nexys2 Board Reference Manual"},{"key":"ref18","article-title":"Émulation et comparaison du mode test et du mode fonctionnel des circuits intégrés à horloges multiples","author":"larche","year":"2014"},{"key":"ref19","author":"alexander","year":"2005","journal-title":"Power Distribution System (PDS) Design Using Bypass\/Decoupling Capacitors"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.79"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818784"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2490058"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2491263"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2008.25"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583984"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.52"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.46"},{"key":"ref20","year":"1999","journal-title":"Using Decoupling Capacitors"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221200"},{"key":"ref21","author":"weste","year":"2009","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref23","first-page":"307","article-title":"Clock gating for power optimization in ASIC design cycle theory & practice","author":"jairam","year":"2008","journal-title":"Proc ACM 13th Int Symp Low Power Electron Design (ISLPED)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8396231\/08330053.pdf?arnumber=8330053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:01Z","timestamp":1642004161000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8330053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":23,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2817177","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}