{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:57Z","timestamp":1740133317668,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tvlsi.2018.2818021","type":"journal-article","created":{"date-parts":[[2018,4,9]],"date-time":"2018-04-09T18:05:12Z","timestamp":1523297112000},"page":"1438-1451","source":"Crossref","is-referenced-by-count":1,"title":["Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5011-1102","authenticated-orcid":false,"given":"Thierry","family":"Bonnoit","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nacer-Eddine","family":"Zergainoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1091-9339","authenticated-orcid":false,"given":"Michael","family":"Nicolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"130","article-title":"Past, present, and future of SPARC64 processors","volume":"47","author":"maruyama","year":"2011","journal-title":"FUJITSU Sci Tech J"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.22"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2017.7948093"},{"journal-title":"Process Integration Devices and Structures","year":"2012","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/12.464388"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237030"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413132"},{"key":"ref10","first-page":"897","article-title":"A low-cost concurrent error detection technique for processor control logic","author":"vemu","year":"2008","journal-title":"Proc DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.80"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2014.7027056"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437631"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.149"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2388358"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2250581"},{"key":"ref19","first-page":"93","article-title":"Improved circuitry for soft error correction in combinational logic in pipelined designs","author":"krsti?","year":"2014","journal-title":"Proc IOLTS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228585"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/23.659038"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.1999.782571"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910125"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839173"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3508"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/23.659037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5386-8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.892119"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.58"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479618"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"journal-title":"Reliable Computer Systems Design and Evaluation","year":"1992","author":"siewiorek","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.1039689"},{"journal-title":"Fault-Tolerant Computer System Design","year":"1996","author":"pradhan","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5325"},{"key":"ref23","first-page":"297","article-title":"Fault-tolerance for high-performance multi-module VLSI systems using micro rollback","author":"tremblay","year":"1989","journal-title":"Proc Decennial Caltech Conf Adv Res VLSI"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.406719"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783084"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8419046\/08334406.pdf?arnumber=8334406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:08Z","timestamp":1642004168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8334406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":37,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2818021","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}