{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T18:30:56Z","timestamp":1772303456595,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008920","name":"University of Saskatchewan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008920","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tvlsi.2018.2818980","type":"journal-article","created":{"date-parts":[[2018,4,9]],"date-time":"2018-04-09T21:02:04Z","timestamp":1523307724000},"page":"1604-1608","source":"Crossref","is-referenced-by-count":22,"title":["Approximate Sum-of-Products Designs Based on Distributed Arithmetic"],"prefix":"10.1109","volume":"26","author":[{"given":"Suganthi","family":"Venkatachalam","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9287-317X","authenticated-orcid":false,"given":"Seok-Bum","family":"Ko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1988.15217"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1088\/0964-1726\/9\/4\/303"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.1986.4767749"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821774"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535398"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643639"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8419046\/08333766.pdf?arnumber=8333766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:08Z","timestamp":1642004168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8333766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":10,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2818980","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}