{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:20Z","timestamp":1759147100883,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009192","name":"Alberta Innovates","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100009192","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004543","name":"China Scholar Council","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tvlsi.2018.2819896","type":"journal-article","created":{"date-parts":[[2018,4,4]],"date-time":"2018-04-04T18:09:27Z","timestamp":1522865367000},"page":"1585-1589","source":"Crossref","is-referenced-by-count":22,"title":["Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy"],"prefix":"10.1109","volume":"26","author":[{"given":"Yan","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0613-5013","authenticated-orcid":false,"given":"Yufeng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8849-4994","authenticated-orcid":false,"given":"Han","family":"Jie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhao","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2164-8175","authenticated-orcid":false,"given":"Fan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4053","authenticated-orcid":false,"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4340-8394","authenticated-orcid":false,"given":"Bruce","family":"Cockburn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7925-3729","authenticated-orcid":false,"given":"Jie","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.09.002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2604918"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2440234"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159727"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065706"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"2411","DOI":"10.1109\/TCSI.2009.2015648","article-title":"Design and implementation of cost-effective probabilistic-based noise-tolerant VLSI circuits","volume":"56","author":"wey","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052651"},{"key":"ref17","first-page":"311","article-title":"Design of probabilistic-based Markov random field logic gates in 65 nm CMOS technology","author":"lu","year":"2010","journal-title":"Proc Int SoC Design Conf (ISOCC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1994.307864"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1587\/elex.12.20150268"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2005583"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/TVLSI.2014.2303487","article-title":"Reliable low-power multiplier design using fixed-width replica redundancy block","volume":"23","author":"wey","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.12.002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009636"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874359"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168565"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1515\/9781400882618-003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.544478"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8419046\/08331126.pdf?arnumber=8331126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:07Z","timestamp":1642004167000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8331126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":18,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2819896","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}