{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T21:49:41Z","timestamp":1792964981737,"version":"4.5.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61574099"],"award-info":[{"award-number":["61574099"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tvlsi.2018.2820016","type":"journal-article","created":{"date-parts":[[2018,4,20]],"date-time":"2018-04-20T18:08:10Z","timestamp":1524247690000},"page":"1575-1579","source":"Crossref","is-referenced-by-count":33,"title":["Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1375-0508","authenticated-orcid":false,"given":"Qiang","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jia","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruoyu","family":"Sang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiajun","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2317-644X","authenticated-orcid":false,"given":"Tao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qijun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TCAD.2009.2013541","article-title":"Combining data reuse with data-level parallelization for FPGA-targeted hardware compilation: A geometric programming framework","volume":"28","author":"liu","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2504099"},{"key":"ref12","author":"zhang","year":"2013","journal-title":"NeuroModeler"},{"key":"ref13","article-title":"Second-order optimization for neural networks","author":"martens","year":"2016"},{"key":"ref4","author":"akhtar","year":"2018","journal-title":"Threat of adversarial attacks on deep learning in computer vision A survey"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2085006"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1007\/s12209-016-2870-0","article-title":"FPGA-based acceleration of Davidon-Fletcher-Powell quasi-Newton optimization method","volume":"22","author":"liu","year":"2016","journal-title":"Trans Tianjin Univ"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/s11265-005-4961-3","article-title":"FPGA implementation of a pipelined on-line backpropagation","volume":"40","author":"giron\u00e9s","year":"2005","journal-title":"J VLSI Signal Process Syst Signal Image Video Technol"},{"key":"ref8","author":"zhang","year":"2000","journal-title":"Neural Networks for RF and Microwave Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2163169"},{"key":"ref2","first-page":"1","article-title":"Scalable and modularized RTL compilation of convolutional neural networks onto FPGA","author":"ma","year":"2016","journal-title":"Proc Int Conf Field Program Logic Appl"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_120"},{"key":"ref9","author":"sun","year":"2006","journal-title":"Optimization Theory and Methods"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8419046\/08344561.pdf?arnumber=8344561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:08Z","timestamp":1642004168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8344561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":13,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2820016","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}