{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:29:57Z","timestamp":1775665797677,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tvlsi.2018.2820999","type":"journal-article","created":{"date-parts":[[2018,4,16]],"date-time":"2018-04-16T18:03:20Z","timestamp":1523901800000},"page":"1481-1493","source":"Crossref","is-referenced-by-count":232,"title":["Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0771-7170","authenticated-orcid":false,"given":"Hamed","family":"Naseri","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7760-3411","authenticated-orcid":false,"given":"Somayeh","family":"Timarchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"549","article-title":"Noise-tolerant dynamic circuit design","volume":"1","author":"wang","year":"1999","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1985.13301"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICEC.1998.699146"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2004.826071"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.133177"},{"key":"ref11","author":"weste","year":"1985","journal-title":"Principles of CMOS VLSI Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2357057"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1999.822379"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.09.001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.842117"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038166"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2001367"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848806"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.jestch.2015.10.001"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2001.934374"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/82.996055","article-title":"Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates","volume":"49","author":"bui","year":"2002","journal-title":"IEEE Trans Circuits Syst II Analog Digit Signal Process"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.860119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887807"},{"key":"ref6","volume":"2","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.857610"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2009.2016793"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.52161"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010170"},{"key":"ref2","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-012-9438-6"},{"key":"ref22","first-page":"217","article-title":"A high speed 8 transistor full adder design using novel 3 transistor XOR gates","volume":"2","author":"chowdhury","year":"2008","journal-title":"Int J Electron Circuits Syst"},{"key":"ref21","first-page":"190","article-title":"New design methodologies for high-speed low-voltage 1 bit CMOS Full Adder circuits","volume":"2","author":"wairya","year":"2011","journal-title":"Int J Comput Technol Appl"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527335"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808446"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8419046\/08338334.pdf?arnumber=8338334","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:07Z","timestamp":1642004167000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8338334\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":33,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2820999","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}