{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T15:08:51Z","timestamp":1777129731111,"version":"3.51.4"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["GA 763\/4-1"],"award-info":[{"award-number":["GA 763\/4-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tvlsi.2018.2822278","type":"journal-article","created":{"date-parts":[[2018,4,19]],"date-time":"2018-04-19T18:10:39Z","timestamp":1524161439000},"page":"1595-1599","source":"Crossref","is-referenced-by-count":133,"title":["Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8748-1630","authenticated-orcid":false,"given":"Ayad","family":"Dalloo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6529-4084","authenticated-orcid":false,"given":"Ardalan","family":"Najafi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6461-3864","authenticated-orcid":false,"given":"Alberto","family":"Garcia-Ortiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2564699"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106990"},{"key":"ref16","article-title":"Binary adder architectures for cell-based VLSI and their synthesis","author":"zimmermann","year":"1998"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref6","first-page":"1257","article-title":"High performance reliable variable latency carry select addition","author":"du","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref5","first-page":"69","article-title":"An enhanced low-power high-speed adder for error-tolerant application","author":"zhu","year":"2009","journal-title":"Proc 12th Intl Symp on Integrated Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2355217"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1561\/1000000021"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8419046\/08341951.pdf?arnumber=8341951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T15:24:23Z","timestamp":1643210663000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8341951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":16,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2822278","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}