{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T18:10:01Z","timestamp":1772302201279,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tvlsi.2018.2822678","type":"journal-article","created":{"date-parts":[[2018,4,17]],"date-time":"2018-04-17T18:06:47Z","timestamp":1523988407000},"page":"1545-1553","source":"Crossref","is-referenced-by-count":18,"title":["A Linearity-Improved 8-bit 320-MS\/s SAR ADC With Metastability Immunity Technique"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1461-599X","authenticated-orcid":false,"given":"Daiguo","family":"Xu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5688-7486","authenticated-orcid":false,"given":"Lei","family":"Qiu","sequence":"additional","affiliation":[]},{"given":"Zhengping","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Lu","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Kairang","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shiliu","family":"Xu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2387654"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-015-0543-x"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413850"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.8724"},{"key":"ref15","first-page":"1","article-title":"Clocked comparator for high-speed applications in 65 nm technology","author":"abbas","year":"2010","journal-title":"IEEE A-SSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3272"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.2796"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2532605"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2435432"},{"key":"ref4","first-page":"236","article-title":"A 0.92 mW 10-bit 50-MS\/s SAR ADC in 0.13 \n$\\mu \\text{m}$\n CMOS process","author":"liu","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2756036"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6690985"},{"key":"ref5","first-page":"542","article-title":"A 32 mW 1.25 GS\/s 6b 2b\/step SAR ADC in 0.13 \n$\\mu \\text{m}$\n CMOS","author":"cao","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649086"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529278"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2581177"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2720629"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387462"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2503705"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2559513"},{"key":"ref21","first-page":"1164","article-title":"A self-timing switch-driving register by precharge-evaluate logic for high-speed SAR ADCs","author":"chio","year":"2008","journal-title":"Proc IEEE Asia Pacific Conf Circuits Syst (APCCAS)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8419046\/08340180.pdf?arnumber=8340180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:08Z","timestamp":1642004168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8340180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":22,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2822678","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}