{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:58Z","timestamp":1740133318322,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/tvlsi.2018.2823586","type":"journal-article","created":{"date-parts":[[2018,4,20]],"date-time":"2018-04-20T18:08:10Z","timestamp":1524247690000},"page":"1452-1460","source":"Crossref","is-referenced-by-count":6,"title":["A Voltage\u2013Time Model for Memristive Devices"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6504-4878","authenticated-orcid":false,"given":"Nicola","family":"Lupo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8398-8506","authenticated-orcid":false,"given":"Edoardo","family":"Bonizzoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7545-9420","authenticated-orcid":false,"given":"Eduardo","family":"Perez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-2635","authenticated-orcid":false,"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8596-7824","authenticated-orcid":false,"given":"Franco","family":"Maloberti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050790"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332261"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.3236506"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.1702682"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1109\/MCAS.2013.2256272","article-title":"Memristor model comparison","volume":"13","author":"ascoli","year":"2013","journal-title":"IEEE Circuits Syst Mag"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"378","DOI":"10.13164\/re.2015.0378","article-title":"Improved model of TiO2 memristor","volume":"24","author":"kolka","year":"2015","journal-title":"Radioengineering"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2010.5596664"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510936"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.33"},{"key":"ref4","first-page":"210","article-title":"SPICE model of memristor with nonlinear dopant drift","volume":"18","author":"biolek","year":"2009","journal-title":"Radioengineering"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2167513"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1088\/0143-0807\/30\/4\/001"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2158004"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.3511"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2442412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2011.03.123"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"strukov","year":"2008","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.3043879"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.2001146"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150303"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2009.456"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2016.2618425"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2646758"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2046310"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.4802265"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8419046\/08344514.pdf?arnumber=8344514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:03:53Z","timestamp":1643213033000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8344514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":27,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2823586","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,8]]}}}