{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:21:59Z","timestamp":1740133319252,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2014-TJ-2528"],"award-info":[{"award-number":["2014-TJ-2528"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tvlsi.2018.2827928","type":"journal-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T19:06:05Z","timestamp":1525460765000},"page":"1699-1712","source":"Crossref","is-referenced-by-count":11,"title":["Reusing Trace Buffers as Victim Caches"],"prefix":"10.1109","volume":"26","author":[{"given":"Neetu","family":"Jindal","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2508-7531","authenticated-orcid":false,"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1657-8523","authenticated-orcid":false,"given":"Smruti R.","family":"Sarangi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Leon3 Processor","year":"2018","author":"gaisler","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927098"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/12.589235"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/280756.295115"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898020"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445573"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278289"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024935"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837309"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654123"},{"journal-title":"Pattern Recognition and Machine Learning","year":"2006","author":"bishop","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419883"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512760"},{"key":"ref13","first-page":"1338","article-title":"Trace signal selection for visibility enhancement in post-silicon validation","author":"liu","year":"2009","journal-title":"Proc DATE"},{"key":"ref14","first-page":"1","article-title":"Can’t see the forest for the trees: State restoration’s limitations in post-silicon trace signal selection","author":"ma","year":"2015","journal-title":"Proc ICCAD"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2396083"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2593902"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.107"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.192"},{"key":"ref19","first-page":"256","article-title":"On automated trigger event generation in post-silicon validation","author":"ko","year":"2008","journal-title":"Proc DATE"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2402171"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340159"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334892"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/225830.224449"},{"key":"ref5","first-page":"364","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"1990","journal-title":"Proc ISCA"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.194"},{"key":"ref8","first-page":"627","article-title":"Trust region Newton method for logistic regression","volume":"9","author":"lin","year":"2008","journal-title":"J Mach Learn Res"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s10994-010-5221-8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837300"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024856"},{"key":"ref9","first-page":"1298","article-title":"Automated trace signals identification and state restoration for improving observability in post-silicon validation","author":"ko","year":"2008","journal-title":"Proc DATE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2657604"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783748"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1012"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105414"},{"key":"ref41","first-page":"1871","article-title":"LIBLINEAR: A library for large linear classification","volume":"9","author":"fan","year":"2008","journal-title":"J Mach Learn Res"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090659"},{"journal-title":"Memory Characterization of Workloads Using Instrumentation-Driven Simulation","year":"2010","author":"jaleel","key":"ref44"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2567936"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798278"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8444866\/08354929.pdf?arnumber=8354929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:11Z","timestamp":1642003751000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8354929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":44,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2827928","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}