{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T16:00:30Z","timestamp":1780502430405,"version":"3.54.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Semiconductor Technology Academic Research Center"},{"DOI":"10.13039\/501100004721","name":"University of Tokyo","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004721","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tvlsi.2018.2827943","type":"journal-article","created":{"date-parts":[[2018,4,26]],"date-time":"2018-04-26T19:20:52Z","timestamp":1524770452000},"page":"1777-1787","source":"Crossref","is-referenced-by-count":16,"title":["A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0674-0830","authenticated-orcid":false,"given":"Kenichi","family":"Ohhata","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daiki","family":"Hayakawa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kenji","family":"Sewaki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kento","family":"Imayanagida","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kouki","family":"Ueno","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuuki","family":"Sonoda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kenichiro","family":"Muroya","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","first-page":"278c","article-title":"A 0.014 mm\n$^{2}~10$\n-bit 2 GS\/s time-interleaved SAR ADC with low-complexity background timing skew calibration","author":"luo","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870467"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008510"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2300199"},{"key":"ref10","first-page":"9","article-title":"A 2.5 GS\/s 3-bit time-based ADC in 90 nm CMOS","author":"macpherson","year":"2011","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162186"},{"key":"ref12","first-page":"1","article-title":"A 5 GSs 4-bit time-based single-channel CMOS ADC for radio astronomy","author":"macpherson","year":"2013","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558105"},{"key":"ref14","first-page":"18","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-digital converter","volume":"57","author":"kim","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2393814"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844200"},{"key":"ref17","first-page":"96c","article-title":"A 70 MS\/s 69.3 dB SNDR 38.2 fJ\/conversion-step time-based pipelined ADC","author":"oh","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/JSSC.2015.2492781","article-title":"A 2.02-5.16 fJ\/conversion step 10 bit hybrid coarse-fine SAR ADC with time-domain quantizer in 90 nm CMOS","volume":"51","author":"chen","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref19","first-page":"462","article-title":"A 0.35 mW 12-b 100 MS\/s SAR-assisted digital slope ADC in 28 nm CMOS","author":"liu","year":"2016","journal-title":"Proc IEEE Solid-State Circuits Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384025"},{"key":"ref4","first-page":"208","article-title":"Time difference amplifier using closed-loop gain control","author":"nakura","year":"2009","journal-title":"Proc IEEE Int Symp VLSI Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2558487"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2043382"},{"key":"ref6","first-page":"1","article-title":"An 8 bit, 2.6 ps two-step TDC in 65 nm CMOS employing a switched ring-oscillator based time amplifier","author":"kim","year":"2015","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2503705"},{"key":"ref5","first-page":"1","article-title":"A 3.7 mW 3 MHz bandwidth 4.5 GHz digital fractional-N PLL with ?106 dBc\/Hz in-band noise using time amplifier based TDC","author":"elkholy","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297412"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2715885"},{"key":"ref2","first-page":"308","article-title":"A 105 Gb\/s 300 GHz CMOS transmitter","author":"takano","year":"2017","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"ref1","first-page":"424","article-title":"A 128-QAM 60 GHz CMOS transceiver for IEEE802.11ay with calibration of LO feedthrough and I\/Q imbalance","author":"pang","year":"2017","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.4236\/cs.2017.81001"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RFIT.2017.8048272"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055410"},{"key":"ref23","first-page":"2310","article-title":"A 0.19 pJ\/conversionstep 2.5 mW 1.25 GS\/s 4-b ADC in a 90 nm digital CMOS process","author":"van der plas","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref26","first-page":"1","article-title":"A 89 fJ-FOM 6-bit 3.4 GS\/s flash ADC with 4x time-domain interpolation","author":"liu","year":"2015","journal-title":"Proc IEEE A-SSCC"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1429","DOI":"10.1109\/JSSC.2013.2252516","article-title":"A 6-b 4.1-GS\/s flash ADC with time-domain latch interpolation in 90-nm CMOS","volume":"48","author":"kim","year":"2013","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8444866\/08350409.pdf?arnumber=8350409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T12:44:40Z","timestamp":1643201080000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8350409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":33,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2827943","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}