{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:07:20Z","timestamp":1781885240927,"version":"3.54.5"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tvlsi.2018.2830749","type":"journal-article","created":{"date-parts":[[2018,5,22]],"date-time":"2018-05-22T19:04:45Z","timestamp":1527015885000},"page":"1812-1816","source":"Crossref","is-referenced-by-count":24,"title":["Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4251-1138","authenticated-orcid":false,"given":"Meysam","family":"Akbari","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Omid","family":"Hashemipour","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7077-8545","authenticated-orcid":false,"given":"Farshad","family":"Moradi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808305"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008256724276"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2024819"},{"key":"ref13","author":"papoulis","year":"2002","journal-title":"Probability random variables and stochastic processes"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2345297"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/16.333844"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-015-0682-0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.272119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.2399"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052648"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052250"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.1995.513986"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2289413"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034233"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800953"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8444866\/08362694.pdf?arnumber=8362694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T13:56:36Z","timestamp":1643205396000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8362694\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":17,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2830749","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}