{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T19:26:56Z","timestamp":1769542016756,"version":"3.49.0"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001321","name":"National Research Foundation","doi-asserted-by":"publisher","award":["2015R1D1A3A01019869"],"award-info":[{"award-number":["2015R1D1A3A01019869"]}],"id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tvlsi.2018.2830810","type":"journal-article","created":{"date-parts":[[2018,5,10]],"date-time":"2018-05-10T15:02:11Z","timestamp":1525964531000},"page":"1685-1698","source":"Crossref","is-referenced-by-count":1,"title":["Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7879-4179","authenticated-orcid":false,"given":"Nguyen","family":"Van Toan","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Hallym University, Chuncheon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3927-9865","authenticated-orcid":false,"given":"Dam","family":"Minh Tung","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Hallym University, Chuncheon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6218-4560","authenticated-orcid":false,"given":"Jeong-Gun","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Hallym University, Chuncheon, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2318753"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855952"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085394"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065629"},{"key":"ref14","first-page":"376","article-title":"Skew aware polarity assignment in clock tree","author":"chen","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009187"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2546118"},{"key":"ref17","article-title":"Asynchronous design for improved EMC behavior of ICs","author":"pannyasak","year":"2004","journal-title":"Proc 4th Int Workshop Electromagn Compatibility Integr Circuits (EMC Compo)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E97.C.1158"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2005.41"},{"key":"ref28","year":"2010","journal-title":"Xilinx Power Tools Tutorial Spartan-6 and Virtex-6"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192458"},{"key":"ref27","first-page":"66","article-title":"Block ciphers and the data encryption standard","author":"stallings","year":"2011","journal-title":"Cryptography and Network Security Principles and Practice"},{"key":"ref3","first-page":"219","article-title":"Evaluation of power supply noise reduction by implementing on-chip capacitance","author":"fujii","year":"2011","journal-title":"Proc IEEE 8th Int Workshop Electromagn Compat Integr Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2624759"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2411778"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020192"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044903"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MEMC.0.7543951"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EMCCompo.2013.6735189"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886525"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2010.2068312"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref22","first-page":"67","article-title":"Frequency-domain modeling of ground bounce and substrate noise for synchronous and GALS systems","author":"babi?","year":"2015","journal-title":"Proc Int Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.28"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511614682.011"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897624"},{"key":"ref26","year":"2001","journal-title":"Integrated Circuits-Measurements of Electromagnetic Emissions 150 KHz to 1 GHz"},{"key":"ref25","year":"2013","journal-title":"Spartan-3 FPGA Family Data Sheet"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8444866\/08357515.pdf?arnumber=8357515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T06:10:12Z","timestamp":1769494212000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":29,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2830810","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}