{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,9]],"date-time":"2025-12-09T08:21:23Z","timestamp":1765268483221,"version":"3.37.3"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1059442-003","CNS-1318943-001","CCF-1337278","CCF-1514284"],"award-info":[{"award-number":["CNS-1059442-003","CNS-1318943-001","CCF-1337278","CCF-1514284"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TIN2016-76635-C2-1-R"],"award-info":[{"award-number":["TIN2016-76635-C2-1-R"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Arag\u00f3n Government and European ESF","award":["gaZ: T48"],"award-info":[{"award-number":["gaZ: T48"]}]},{"DOI":"10.13039\/100011102","name":"Seventh Framework Programme","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100011102","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tvlsi.2018.2831665","type":"journal-article","created":{"date-parts":[[2018,6,21]],"date-time":"2018-06-21T19:12:20Z","timestamp":1529608340000},"page":"1713-1726","source":"Crossref","is-referenced-by-count":10,"title":["GPU NTC Process Variation Compensation With Voltage Stacking"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5777-474X","authenticated-orcid":false,"given":"Rafael","family":"Trapani Possignolo","sequence":"first","affiliation":[]},{"given":"Elnaz","family":"Ebrahimi","sequence":"additional","affiliation":[]},{"given":"Ehsan Khish","family":"Ardestani","sequence":"additional","affiliation":[]},{"given":"Alamelu","family":"Sankaranarayanan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5940-9837","authenticated-orcid":false,"given":"Jose Luis","family":"Briz","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Renau","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753353"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522340"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050831"},{"article-title":"Motivating software-driven current balancing in flexible voltage-stacked multicore processors","year":"2012","author":"kanev","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446061"},{"article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","year":"2012","author":"stratton","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557150"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0900"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056030"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538879"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746313"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077651"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874314"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762740"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1995.524654"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594330"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333700"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333747"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263951"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627605"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898100"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2166879.2166882"},{"key":"ref6","first-page":"201","article-title":"Voltage island management in near threshold manycore architectures to mitigate dark silicon","author":"silvano","year":"2014","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168942"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333746"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522348"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035451"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2835178"},{"journal-title":"NVIDIA GeForce GTX750 Specifications","year":"2017","key":"ref46"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.1"},{"article-title":"A 400 Amp fully integrated silicon voltage regulator with in-die magnetically coupled embedded inductors","year":"2010","author":"dibene","key":"ref45"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"journal-title":"High Performance DrMos TDA21220","year":"2013","key":"ref47"},{"key":"ref21","first-page":"202","article-title":"A framework for dynamic energy efficiency and temperature management","volume":"3","author":"huang","year":"2002","journal-title":"Proc 33rd Annu ACM\/IEEE Int Symp Microarchitecture"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483978"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333752"},{"key":"ref41","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Archit"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.17"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815998"},{"key":"ref26","first-page":"9","article-title":"An energy efficient GPGPU memory hierarchy with tiny incoherent caches","author":"sankaranarayanan","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"article-title":"Multi-gate MOSFET compact model","year":"2014","author":"khandelwal","key":"ref43"},{"article-title":"Energy-efficient mechanisms for managing on-chip storage in throughput processors","year":"2012","author":"gebhart","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8444866\/8391746-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8444866\/08391746.pdf?arnumber=8391746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:31Z","timestamp":1649443711000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8391746\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":47,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2831665","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}