{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:08:25Z","timestamp":1766066905166,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2836156","type":"journal-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T19:08:14Z","timestamp":1528398494000},"page":"1881-1894","source":"Crossref","is-referenced-by-count":15,"title":["Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1292-3235","authenticated-orcid":false,"given":"Sukarn","family":"Agarwal","sequence":"first","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"The PARSEC benchmark suite Characterization and architectural implications","year":"2008","author":"bienia","key":"ref31"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2529621"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004174"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361150"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203785"},{"key":"ref15","first-page":"1092","article-title":"Prediction table based management policy for STT-RAM and SRAM hybrid cache","author":"quan","year":"2012","journal-title":"Proc 7th Int Conf Comput Converg Technol"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314413"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2015.7238085"},{"key":"ref18","first-page":"45","article-title":"Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design","author":"chen","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540735"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753551"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629298"},{"key":"ref7","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"2009","journal-title":"Proc Design Automation Test Eur Conf Exhib"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32820-6_22"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2009.5289241"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601909"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.75"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/800105.803400"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.12"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08374980.pdf?arnumber=8374980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8374980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":31,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2836156","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}