{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T16:58:28Z","timestamp":1783184308174,"version":"3.54.6"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704123"],"award-info":[{"award-number":["61704123"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61774035"],"award-info":[{"award-number":["61774035"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2837030","type":"journal-article","created":{"date-parts":[[2018,6,5]],"date-time":"2018-06-05T19:26:06Z","timestamp":1528226766000},"page":"2175-2179","source":"Crossref","is-referenced-by-count":13,"title":["A High-Speed 2-bit\/Cycle SAR ADC With Time-Domain Quantization"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5688-7486","authenticated-orcid":false,"given":"Lei","family":"Qiu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chuanshi","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3287-9147","authenticated-orcid":false,"given":"Keping","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuanjin","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"542","article-title":"A 32 mW 1.25 GS\/s 6b 2b\/step SAR ADC in \n$0.13~\\mu \\text{m}$\n CMOS","author":"cao","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3171"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2532605"},{"key":"ref13","first-page":"470","article-title":"An 8.6 ENOB 900 MS\/s time-interleaved 2b\/cycle SAR ADC with a 1b\/cycle reconfiguration for resolution enhancement","author":"hong","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211696"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2387532"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008864"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"ref3","first-page":"1","article-title":"A 7b 1 GS\/s 7.2 mW nonbinary 2b\/cycle SAR ADC with register-to-DAC direct control","author":"hong","year":"2012","journal-title":"Proc IEEE CICC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.4001"},{"key":"ref5","first-page":"81","article-title":"A 0.9 V 15 fJ\/conversion-step 8-bit 1.5 GS\/s two-step SAR ADC","author":"hu","year":"2016","journal-title":"Proc IEEE ASSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642204"},{"key":"ref2","first-page":"86","article-title":"A 3.8 mW 8b 1 GS\/s 2b\/cycle interleaving SAR ADC with compact DAC structure","author":"chan","year":"2012","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08372621.pdf?arnumber=8372621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8372621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2837030","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}