{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:01:05Z","timestamp":1771657265542,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2837681","type":"journal-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T18:56:06Z","timestamp":1527792966000},"page":"2108-2117","source":"Crossref","is-referenced-by-count":7,"title":["DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4649-3467","authenticated-orcid":false,"given":"Riadul","family":"Islam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hany A.","family":"Fahmy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ping Y.","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8113-4531","authenticated-orcid":false,"given":"Matthew R.","family":"Guthaus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923425"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2001.957596"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488544"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880610"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757506"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2455074"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282042"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837987"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.31"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.602470"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185269"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.81"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085444"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.90063"},{"key":"ref27","year":"2012","journal-title":"The International Technology Roadmap for Semiconductor"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1993.590572"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865357"},{"key":"ref29","year":"0","journal-title":"FreePDK45"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469345"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.19"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465542"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2402938"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.209999"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.585291"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378047"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857351"},{"key":"ref24","article-title":"Current-mode clock distribution","author":"guthaus","year":"2017"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.904109"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2605580"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009197"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/92\/8472222\/8370240-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08370240.pdf?arnumber=8370240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:48:33Z","timestamp":1649443713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8370240\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":33,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2837681","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}