{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:09:59Z","timestamp":1773414599952,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000196","name":"Canada Foundation for Innovation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000196","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004261","name":"Research and Development Corporation of Newfoundland and Labrador","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004261","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005616","name":"Memorial University of Newfoundland","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005616","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2839698","type":"journal-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T18:53:46Z","timestamp":1528743226000},"page":"1854-1867","source":"Crossref","is-referenced-by-count":14,"title":["Electromigration- and Parasitic-Aware ILP-Based Analog Router"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6468-4358","authenticated-orcid":false,"given":"Mohammad","family":"Torabi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2946-8072","authenticated-orcid":false,"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451925"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509650"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872355"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.02.003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1063\/1.322842"},{"key":"ref15","first-page":"24","article-title":"Impact of via-line contact on CU interconnect electromigration performance","author":"li","year":"2005","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/TVLSI.2014.2301458","article-title":"A method for improving power grid resilience to electromigration-caused via failures","volume":"23","author":"li","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref17","first-page":"685","article-title":"Back stress model on electromigration lifetime prediction in short length copper interconnects","author":"cheng","year":"2008","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2116049"},{"key":"ref19","first-page":"1","article-title":"Electromigration- and obstacle-avoiding routing tree construction","author":"tsai","year":"2013","journal-title":"Proc IEEE Int Symp VLSI Des Autom Test"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009137"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s10107-004-0559-y"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572399"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165068"},{"key":"ref29","year":"2018","journal-title":"MOSEK Optimization Software"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363394"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429517"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2279516"},{"key":"ref2","first-page":"3034","article-title":"VLSI circuit layout","volume":"5","author":"zhang","year":"2009","journal-title":"Wiley Encyclopedia of Computer Science and Engineering"},{"key":"ref1","first-page":"293","article-title":"A performance-constrained template-based layout retargeting algorithm for analog integrated circuits","author":"liu","year":"2010","journal-title":"Proc IEEE Asia South Pacific Design Autom Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164937"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339440"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2096571"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527478"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2292514"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6163-0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785581"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08378047.pdf?arnumber=8378047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8378047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":29,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2839698","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}