{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:16:08Z","timestamp":1773843368932,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2840132","type":"journal-article","created":{"date-parts":[[2018,6,7]],"date-time":"2018-06-07T19:08:14Z","timestamp":1528398494000},"page":"2180-2184","source":"Crossref","is-referenced-by-count":37,"title":["Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3845-4580","authenticated-orcid":false,"given":"Robert","family":"Giterman","sequence":"first","affiliation":[]},{"given":"Maoz","family":"Vicentowski","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5591-5799","authenticated-orcid":false,"given":"Itamar","family":"Levi","sequence":"additional","affiliation":[]},{"given":"Yoav","family":"Weizman","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3101-9551","authenticated-orcid":false,"given":"Osnat","family":"Keren","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CMC.2009.31"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/WAC.2006.375932"},{"key":"ref12","first-page":"122","article-title":"Design solutions for securing SRAM cell against power analysis","author":"ro\u017ei?","year":"2012","journal-title":"Proc IEEE Int Symp Hardw -Oriented Secur Trust (HOST)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/0470855460"},{"key":"ref14","first-page":"55","article-title":"SRAM leakage suppression by minimizing standby supply voltage","author":"qin","year":"2004","journal-title":"Proc IEEE Int Symp Quality Electron Design"},{"key":"ref15","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply sram with 0.179 \n$\\mu \\text{m}^{2}$\n cell in 40 nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"401","article-title":"Bitline leakage equalization for sub-100 nm caches","author":"alvandpour","year":"2003","journal-title":"Proc 29th Eur Solid State Circuits Conf (ESSCIRC)"},{"key":"ref17","first-page":"13","article-title":"Template attacks","author":"chari","year":"2002","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref18","first-page":"1","article-title":"A testing methodology for side-channel resistance validation","author":"goodwill","year":"2011","journal-title":"Proc NIST Non-Invasive Attack Test Workshop"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278350"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2019411"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0712"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_31"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SISW.2003.10004"},{"key":"ref7","year":"2012","journal-title":"International Technology Roadmap for Semiconductors—2012 Update"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-21476-4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref9","first-page":"65","article-title":"On a new way to read data from memory","author":"samyde","year":"2002","journal-title":"Proc 1st Int IEEE Secur Storage Workshop"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08374988.pdf?arnumber=8374988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8374988\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":18,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2840132","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}