{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:22:00Z","timestamp":1740133320615,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004826","name":"Natural Science Foundation of Beijing Municipality","doi-asserted-by":"publisher","award":["4152020"],"award-info":[{"award-number":["4152020"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61306040"],"award-info":[{"award-number":["61306040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"State Key Development Program for Basic Research of China (973)","award":["2015CB057201"],"award-info":[{"award-number":["2015CB057201"]}]},{"name":"Shenzhen Science and Technology Innovation Committee","award":["20170412150411676"],"award-info":[{"award-number":["20170412150411676"]}]},{"name":"Guangdong Science and Technology Project","award":["2014B090913001"],"award-info":[{"award-number":["2014B090913001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2842067","type":"journal-article","created":{"date-parts":[[2018,6,20]],"date-time":"2018-06-20T19:02:46Z","timestamp":1529521366000},"page":"1922-1929","source":"Crossref","is-referenced-by-count":2,"title":["Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9513-7437","authenticated-orcid":false,"given":"Tian","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0394-8839","authenticated-orcid":false,"given":"Xiaoxin","family":"Cui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yewen","family":"Ni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dunshan","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3382-3703","authenticated-orcid":false,"given":"Xiaole","family":"Cui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1705","article-title":"Variable threshold-voltage CMOS technology","volume":"e83 c","author":"sakurai","year":"2000","journal-title":"IEICE Trans Electron"},{"key":"ref11","first-page":"398","article-title":"A distributed critical-path timing monitor for a 65 nm high-performance microprocessor","author":"drake","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896909"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.5121\/vlsic.2015.6201"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2169743"},{"key":"ref16","first-page":"129","article-title":"A dynamic-adjusting threshold-voltage scheme for FinFETs low power designs","author":"cui","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"journal-title":"ASAP 7 nm Predictive Process Design Kit Nanoscale Integration and Modeling (NIMO)","year":"2017","key":"ref18"},{"key":"ref19","first-page":"211","article-title":"Power optimization for FinFET-based circuits using genetic algorithms","author":"ouyang","year":"2008","journal-title":"Proc IEEE Int Conf SOC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687996"},{"key":"ref3","first-page":"251","article-title":"FinFET scaling to 10 nm gate length","author":"yu","year":"2002","journal-title":"IEDM Tech Dig"},{"key":"ref6","first-page":"166","article-title":"A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme","author":"kuroda","year":"1996","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379721"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535572"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065595"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2006.284410"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/55.841313"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01130405"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-013-5051-y"},{"key":"ref22","first-page":"1","article-title":"Ultralow-power high-speed flip-flop based on multimode FinFETs","volume":"59","author":"liao","year":"2015","journal-title":"Sci China Inf Sci"},{"journal-title":"Phase-Locked Loops Theory Design and Applications","year":"1984","author":"best","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-013-4902-x"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158614"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/36\/4\/045002"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08388874.pdf?arnumber=8388874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8388874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2842067","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}