{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:20:57Z","timestamp":1740133257275,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Key Project of Shanghai Science and Technology Innovation Plan","award":["15JC1400101"],"award-info":[{"award-number":["15JC1400101"]}]},{"name":"Shanghai Pujiang Program","award":["17PJ1400800"],"award-info":[{"award-number":["17PJ1400800"]}]},{"name":"Science and Technology Committee of Shanghai","award":["15511108102"],"award-info":[{"award-number":["15511108102"]}]},{"name":"JSSF Program China","award":["BK20150164"],"award-info":[{"award-number":["BK20150164"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2846298","type":"journal-article","created":{"date-parts":[[2018,7,2]],"date-time":"2018-07-02T18:44:09Z","timestamp":1530557049000},"page":"2143-2154","source":"Crossref","is-referenced-by-count":2,"title":["A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6554-2041","authenticated-orcid":false,"given":"Lizheng","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9155-1451","authenticated-orcid":false,"given":"Yuxiang","family":"Huan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8546-1329","authenticated-orcid":false,"given":"Zhuo","family":"Zou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9588-0239","authenticated-orcid":false,"given":"Lirong","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838428"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010495"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8226057"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1166\/sam.2011.1177"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/31.7601"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"ref16","first-page":"198","article-title":"An autonomous error-tolerant cell for scalable network-on-chip architectures","author":"valtonen","year":"2001","journal-title":"Proc 19th IEEE Nordic Event ASIC Design (NorChip)"},{"key":"ref17","first-page":"748","article-title":"Nano scale autonomous error-tolerant (AET) cellular network","author":"liu","year":"2005","journal-title":"Proc NSTI Nanotechnol Conf Trade Show-NSTI Nanotech"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169243"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2014.2382334"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963933"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.10.002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-011-9141-6"},{"key":"ref6","first-page":"147","author":"boesen","year":"2009","journal-title":"Proc NASA\/ESA Conf Adaptive Hardware and Syst (AHS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1561\/1000000018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2009.17"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527499"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.149"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310399"},{"key":"ref20","first-page":"183","article-title":"Nanocore\/CMOS hybrid system-on-package (SoP) architecture for autonomous error-tolerant (AET) cellular array network","author":"liu","year":"2005","journal-title":"Proc 5th IEEE Conf Nanotechnol"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391584"},{"key":"ref21","first-page":"93","article-title":"Exploration of autonomous error-tolerant (AET) celluar networks in system-on-a package (SoP) for future nanoscle electronic systems","author":"liu","year":"2006","journal-title":"Proc 1st Int Conf Ind Inf Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040899"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/71.605766"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2616363"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/24.914547"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08401856.pdf?arnumber=8401856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8401856\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2846298","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}