{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:13:01Z","timestamp":1781885581506,"version":"3.54.5"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61502508"],"award-info":[{"award-number":["61502508"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61672526"],"award-info":[{"award-number":["61672526"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NUDT Research","award":["ZK17-03-06"],"award-info":[{"award-number":["ZK17-03-06"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2846688","type":"journal-article","created":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T19:16:46Z","timestamp":1530645406000},"page":"1953-1966","source":"Crossref","is-referenced-by-count":39,"title":["A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2558-8800","authenticated-orcid":false,"given":"Xiaowen","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3587-1618","authenticated-orcid":false,"given":"Yuanwu","family":"Lei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0061-3475","authenticated-orcid":false,"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.217"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176195"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888764"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2025803"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1587\/elex.11.20140171"},{"key":"ref30","author":"cooley","year":"2018","journal-title":"Cooley–Tukey FFT Algorithm"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675529"},{"key":"ref36","first-page":"193","article-title":"CORDIC processor with carry-save architecture","volume":"1","author":"kunemund","year":"1990","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465381"},{"key":"ref34","first-page":"1533","article-title":"An efficient FFT twiddle factor generator","author":"chi","year":"2004","journal-title":"Proc 12th Eur Signal Process Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_105"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/78.127956"},{"key":"ref11","year":"2013","journal-title":"FFT Implementation on the TMS320VC55 05 TMS320C5505 and TMS320C5515 DSPs"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2512430"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s00348-005-0991-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E96.D.2765"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"ref16","year":"2007","journal-title":"CUDA CUFFT Library"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2355585.2355596"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361209"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182068"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/36.298008"},{"key":"ref28","first-page":"ii-833","article-title":"Design of an efficient variable-length FFT processor","volume":"2","author":"hung","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.1967.5408745"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2504391"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429964"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.11.004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132672"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2011.32"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1976.1162805"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.1985.82928"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670343"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2350017"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187406"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180430"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/12.863043"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1984.1172772"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2147338"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2194315"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2347399"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.129"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2014.7094663"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08402124.pdf?arnumber=8402124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8402124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":44,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2846688","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}