{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,7]],"date-time":"2026-10-07T17:57:25Z","timestamp":1791395845277,"version":"4.3.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61404022"],"award-info":[{"award-number":["61404022"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61774028"],"award-info":[{"award-number":["61774028"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","award":["ZYGX2016Z007"],"award-info":[{"award-number":["ZYGX2016Z007"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2846746","type":"journal-article","created":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T19:16:46Z","timestamp":1530645406000},"page":"1980-1988","source":"Crossref","is-referenced-by-count":23,"title":["A 0.9-V 12-bit 100-MS\/s 14.6-fJ\/Conversion-Step SAR ADC in 40-nm CMOS"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6738-7199","authenticated-orcid":false,"given":"Jian","family":"Luo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jing","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7893-1428","authenticated-orcid":false,"given":"Ning","family":"Ning","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0615-7036","authenticated-orcid":false,"given":"Yang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"136","article-title":"A 1.2 V 10 b 20 MSample\/s non-binany successive approximation ADC in \n$0.13~\\mu \\text{m}$\n CMOS","author":"kuttner","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0903-1"},{"key":"ref14","first-page":"149","article-title":"A 10-bit 500-KS\/s low power SAR ADC with splitting comparator for bio-medical applications","author":"pang","year":"2009","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref15","first-page":"380","article-title":"A 12 b 22.5\/45 MS\/s 3.0 mW 0.059 mm2 CMOS SAR ADC achieving over 90 dB SFDR","volume":"53","author":"liu","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2580703"},{"key":"ref18","volume":"535","author":"razavi","year":"2012","journal-title":"RF Microelectronics"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527538"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384025"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref6","first-page":"464","article-title":"An 11 b 3.6 GS\/s time-interleaved SAR ADC in 65 nm CMOS","author":"janssen","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2732731"},{"key":"ref8","article-title":"Calibration techniques for time-interleaved SAR A\/D converters","author":"stepanovic","year":"2012"},{"key":"ref7","first-page":"413","article-title":"A 10-b \n$750~\\mu \\text{W}$\n 200 MS\/s fully dynamic single-channel SAR ADC in 40 nm CMOS","author":"tang","year":"2016","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063124"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591822"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185352"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2563698"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691040"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2797242"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844159"},{"key":"ref23","first-page":"462","article-title":"A 0.35 mW 12 b 100 MS\/s SAR-assisted digital slope ADC in 28 nm CMOS","author":"liu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2728784"},{"key":"ref25","first-page":"478","article-title":"A 0.7 V 12 b 160 MS\/s 12.8 fJ\/conv-step pipelined-SAR ADC in 28 nm CMOS with digital amplifier technique","author":"yoshioka","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08402100.pdf?arnumber=8402100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8402100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2846746","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}