{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T05:43:44Z","timestamp":1769751824306,"version":"3.49.0"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 103-2221-E-011-161-MY3"],"award-info":[{"award-number":["MOST 103-2221-E-011-161-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2849008","type":"journal-article","created":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T19:16:46Z","timestamp":1530645406000},"page":"1989-1998","source":"Crossref","is-referenced-by-count":28,"title":["A 12-bit 40-MS\/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2817-530X","authenticated-orcid":false,"given":"Yung-Hui","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Wei","family":"Yen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1872-618X","authenticated-orcid":false,"given":"Pei-Kang","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo-Wei","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2547958"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2424"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref13","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582861"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844159"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.09.002"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2581177"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2720629"},{"key":"ref4","first-page":"272","article-title":"A 71 dB-SNDR 50 MS\/s 4.2 mW CMOS SAR ADC by SNR enhancement techniques utilizing noise","author":"morie","year":"2013","journal-title":"IEEE ISSCC Dig Tech Paper"},{"key":"ref3","first-page":"109","article-title":"A 12 b 50 MS\/s 2.1 mW SAR ADC with redundancy and digital background calibration","author":"chang","year":"2013","journal-title":"Dig Tech Papers IEEE ESSCIRC"},{"key":"ref6","first-page":"462","article-title":"A 0.35 mW 12 b 100 MS\/s SAR-assisted digital slope ADC in 28 nm CMOS","author":"liu","year":"2016","journal-title":"IEEE ISSCC Dig Tech Paper"},{"key":"ref5","first-page":"62","article-title":"A 12 b 70 MS\/s SAR ADC with digital startup calibration in 14 nm CMOS","author":"lee","year":"2015","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2340583"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref2","first-page":"380","article-title":"A 12 b 22.5\/45 MS\/s 3.0 mW 0.059 mm2 CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Paper"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2377431"},{"key":"ref9","first-page":"241","article-title":"A 1 V 11 fJ\/conversion-step 10 bit 10 MS\/s asynchronous SAR ADC in 0.18 \n$\\mu \\text{m}$\n CMOS","author":"liu","year":"2010","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-014-0318-9"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08402141.pdf?arnumber=8402141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8402141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":20,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2849008","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}