{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T06:52:46Z","timestamp":1769755966885,"version":"3.49.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["NETGP485577-15"],"award-info":[{"award-number":["NETGP485577-15"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tvlsi.2018.2850806","type":"journal-article","created":{"date-parts":[[2018,7,18]],"date-time":"2018-07-18T20:31:28Z","timestamp":1531945888000},"page":"1967-1979","source":"Crossref","is-referenced-by-count":14,"title":["A 100-MS\/s\u20135-GS\/s, 13\u20135-bit Nyquist-Rate Reconfigurable Time-Domain ADC"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7666-4004","authenticated-orcid":false,"given":"Waleed","family":"El-Halwagy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7067-6669","authenticated-orcid":false,"given":"Pedram","family":"Mousavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masum","family":"Hossain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"66","article-title":"A 7 b 1.1 GS\/s reconfigurable time-interleaved ADC in 90 nm CMOS","author":"hsu","year":"2007","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177096"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2720629"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2756036"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/TCSI.2009.2018928","article-title":"Analysis and design of voltage-controlled oscillator based analog-to-digital converter","volume":"57","author":"kim","year":"2010","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297412"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032260"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2184640"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2502162"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2377431"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2254551"},{"key":"ref6","first-page":"185","article-title":"A re-configurable 0.5 V to 1.2 V, 10 MS\/s to 100 MS\/s, low-power 10 b \n$0.13~\\mu \\text{m}$\n CMOS pipeline ADC","author":"kim","year":"2007","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215712"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237672"},{"key":"ref7","first-page":"496","article-title":"A 6-10 bits reconfigurable 20 MS\/s digitally enhanced pipelined ADC for multi-standard wireless terminals","author":"audoglio","year":"2006","journal-title":"Proc 32nd Eur Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2477580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691038"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2006.1657844"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844200"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2305651"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2558487"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297403"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2726063"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2251019"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8472222\/08412548.pdf?arnumber=8412548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:52Z","timestamp":1642003792000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8412548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2850806","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}