{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T00:06:01Z","timestamp":1770595561114,"version":"3.49.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61631002"],"award-info":[{"award-number":["61631002"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61504007"],"award-info":[{"award-number":["61504007"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2850807","type":"journal-article","created":{"date-parts":[[2018,7,26]],"date-time":"2018-07-26T19:18:24Z","timestamp":1532632704000},"page":"2456-2469","source":"Crossref","is-referenced-by-count":23,"title":["An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5351-592X","authenticated-orcid":false,"given":"Dongrong","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7943-8360","authenticated-orcid":false,"given":"Xiaoxiao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0010-6388","authenticated-orcid":false,"given":"Md. Tauhidur","family":"Rahman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2755563"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref32","first-page":"1065","article-title":"Novel physical unclonable function with process and environmental variations","author":"wang","year":"2010","journal-title":"Proc Eur Conf Exhib Design Autom Test"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681644"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2366876"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742080"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2564926"},{"key":"ref35","year":"2017","journal-title":"Specification of ACHTERBAHN-128\/80"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891361"},{"key":"ref10","year":"2017","journal-title":"Chipworks Reverse engineering software"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-50380-6_6"},{"key":"ref11","article-title":"Split manufacturing method for advanced semiconductor circuits","author":"jarvis","year":"2007"},{"key":"ref12","year":"2017","journal-title":"Intelligence Advanced Research Projects Activity Trusted Integrated Circuits Program"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.121"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858390"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967053"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.261"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060495"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9_6"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593157"},{"key":"ref4","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc USENIX Security07"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2724718"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378568"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653606"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401593"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962096"},{"key":"ref2","year":"2017","journal-title":"Trends in the Global IC Design Service Market"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050602"},{"key":"ref1","year":"2016","journal-title":"2014 International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"ref22","first-page":"69:1","article-title":"ARO-PUF: An aging-resistant ring oscillator PUF design","author":"rahman","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593236"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.31274\/etd-180810-363","article-title":"Preventing integrated circuit piracy using reconfigurable logic barriers","author":"baumgarten","year":"2009"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228486"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2017.8353986"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08421273.pdf?arnumber=8421273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:38Z","timestamp":1642003838000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8421273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":41,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2850807","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}