{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:21:30Z","timestamp":1773843690378,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2850919","type":"journal-article","created":{"date-parts":[[2018,7,23]],"date-time":"2018-07-23T18:23:05Z","timestamp":1532370185000},"page":"2299-2309","source":"Crossref","is-referenced-by-count":6,"title":["A Calibration-Free\/DEM-Free 8-bit 2.4-GS\/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9719-7115","authenticated-orcid":false,"family":"Juanda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Shu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0991-8339","authenticated-orcid":false,"given":"Joseph S.","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920319"},{"key":"ref11","first-page":"1","article-title":"A 36 Gb\/s PAM4 transmitter using an 8b 18GS\/S DAC in 28 nm CMOS","author":"nazemi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2126410"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2412657"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.854409"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887598"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032624"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168651"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819163"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.735535"},{"key":"ref4","first-page":"286","article-title":"A 10b DC-to-20 GHz multiple-return-to-zero DAC with >48 dB SFDR","author":"duncan","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425702"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2016.2523924"},{"key":"ref6","first-page":"194","article-title":"A 56GS\/S 6b DAC in 65 nm CMOS with \n$256{\\times} 6\\text{b}$\n memory","author":"greshishchev","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551544"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004527"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387946"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2627544"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2298055"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2223971"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2092823"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2403846"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.1001958"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2350540"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/BCTM.2012.6352646"},{"key":"ref25","first-page":"64","article-title":"A 3 GS\/s, 9 b, 1.2 V single supply, pure binary DAC with >50 dB SFDR up to 1.5 GHz in 65 nm CMOS","author":"tual","year":"2011","journal-title":"Proc Symp VLSI Circuits (VLSIC)"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08418473.pdf?arnumber=8418473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:39Z","timestamp":1642003839000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8418473\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":27,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2850919","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}