{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:20:58Z","timestamp":1740133258931,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tvlsi.2018.2851943","type":"journal-article","created":{"date-parts":[[2018,7,25]],"date-time":"2018-07-25T18:57:07Z","timestamp":1532545027000},"page":"2584-2590","source":"Crossref","is-referenced-by-count":2,"title":["Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0220-5977","authenticated-orcid":false,"given":"Jaeyoung","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young Uk","family":"Yim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/cta.635"},{"key":"ref11","first-page":"256","article-title":"Negative-resistance read and write schemes for STT-MRAM in \n$0.13~\\mu \\text{m}$\n CMOS","author":"halupka","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818145"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2606438"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2712363"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170778"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273482"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2357054"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2166282"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2011.0170"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"article-title":"Simulation program with integrated circuit emphasis","year":"1988","author":"meares","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.10.006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479181"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2016.7547174"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2272587"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-7537-9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724550"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2012","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2178416"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(05)80033-X"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8554317\/08419772.pdf?arnumber=8419772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T14:13:30Z","timestamp":1643292810000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8419772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2851943","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}