{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:20:59Z","timestamp":1740133259365,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2018,11,1]],"date-time":"2018-11-01T00:00:00Z","timestamp":1541030400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["105-2221-E-001-013-MY3","105-2221-E-001-004-MY2","107-3114-E-002-008"],"award-info":[{"award-number":["105-2221-E-001-013-MY3","105-2221-E-001-004-MY2","107-3114-E-002-008"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/tvlsi.2018.2856080","type":"journal-article","created":{"date-parts":[[2018,7,31]],"date-time":"2018-07-31T21:36:36Z","timestamp":1533072996000},"page":"2322-2334","source":"Crossref","is-referenced-by-count":5,"title":["A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1619-4335","authenticated-orcid":false,"given":"Shuo-Han","family":"Chen","sequence":"first","affiliation":[]},{"given":"Yen-Ting","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1282-2111","authenticated-orcid":false,"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5249-379X","authenticated-orcid":false,"given":"Hsin-Wen","family":"Wei","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8356-2495","authenticated-orcid":false,"given":"Wei-Kuan","family":"Shih","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2733621"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3390\/ma7075117"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2495252"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6478961"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1066677.1066870"},{"key":"ref12","first-page":"192","article-title":"Vertical cell array using TCAT(terabit cell array transistor) technology for ultra high density NAND flash memory","author":"jang","year":"2009","journal-title":"Proc Symp VLSI Technol"},{"article-title":"PostMark: A new file system benchmark","year":"1997","author":"katcher","key":"ref13"},{"article-title":"Method to detect uncompressible data in mass storage device","year":"2013","author":"khan","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2011.5722616"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2015.7248332"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.49.114202"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(90)90017-9"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1367829.1367831"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.134"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.2002.1137393"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062209"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2811411.2811536"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.126"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418970"},{"article-title":"Flash file system","year":"1995","author":"ban","key":"ref7"},{"key":"ref2","first-page":"428","article-title":"Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs","author":"chang","year":"2008","journal-title":"Proc Asia South Pacific Design Automat Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1089733.1089735"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2757667.2757679"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-7512-0"},{"key":"ref24","first-page":"334","article-title":"Three-dimensional 128 Gb MLC vertical NAND flash-memory with 24-WL stacked layers and 50 MB\/s high-speed programming","author":"park","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339760"},{"journal-title":"Samsung V-NAND","year":"2015","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8502886\/08423428.pdf?arnumber=8423428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:10:38Z","timestamp":1642003838000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8423428\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":32,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2856080","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,11]]}}}