{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:20:58Z","timestamp":1740133258711,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["JP16H06300"],"award-info":[{"award-number":["JP16H06300"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004584","name":"Conseil R\u00e9gional de Bretagne","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004584","id-type":"DOI","asserted-by":"publisher"}]},{"name":"MFC Project of Future and Rupture IMT Program, France"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tvlsi.2018.2856458","type":"journal-article","created":{"date-parts":[[2018,8,7]],"date-time":"2018-08-07T19:13:17Z","timestamp":1533669197000},"page":"2696-2708","source":"Crossref","is-referenced-by-count":5,"title":["Networked Power-Gated MRAMs for Memory-Based Computing"],"prefix":"10.1109","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0728-6040","authenticated-orcid":false,"given":"Jean-Philippe","family":"Diguet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4855-7081","authenticated-orcid":false,"given":"Naoya","family":"Onizawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mostafa","family":"Rizk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johanna","family":"Sepulveda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amer","family":"Baghdadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4397-8290","authenticated-orcid":false,"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Energy-efficient GPGPU architectures via collaborative compilation and memristive memory-based computing","author":"rahimi","year":"2014","journal-title":"Proc DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898051"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905012"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292202"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2447531"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361061"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6659006"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.66"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2574939"},{"journal-title":"ML Repository","year":"2017","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref6","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"Proc DATE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.116"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2041556"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/30.234644"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2017.8010167"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206851"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2146789"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040120"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062962"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253412"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.4892924"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271663"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2017.2693961"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8554317\/08428653.pdf?arnumber=8428653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:30:18Z","timestamp":1643250618000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8428653\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":27,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2856458","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}